Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5b696a67 authored by Marek Szyprowski's avatar Marek Szyprowski Committed by Ben Dooks
Browse files

ARM: S5PV210: add framebuffer platform helpers for s5pv210 based machines



This patch adds common framebuffer device helpers and register defines
for S5PV210 based machines.

Signed-off-by: default avatarMarek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: default avatarKyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: default avatarBen Dooks <ben-linux@fluff.org>
parent b315032f
Loading
Loading
Loading
Loading
+5 −0
Original line number Diff line number Diff line
@@ -25,6 +25,11 @@ config MACH_AQUILA
	help
	  Machine support for the Samsung Aquila target based on S5PC110 SoC

config S5PV210_SETUP_FB_24BPP
	bool
	help
          Common setup code for S5PV210 with an 24bpp RGB display helper.

config MACH_SMDKV210
	bool "SMDKV210"
	select CPU_S5PV210
+1 −0
Original line number Diff line number Diff line
@@ -24,3 +24,4 @@ obj-$(CONFIG_MACH_SMDKC110) += mach-smdkc110.o
# device support

obj-y				+= dev-audio.o
obj-$(CONFIG_S5PV210_SETUP_FB_24BPP)	+= setup-fb-24bpp.o
+5 −0
Original line number Diff line number Diff line
@@ -143,4 +143,9 @@

#define NR_IRQS 		(IRQ_EINT(31) + 1)

/* Compatibility */
#define IRQ_LCD_FIFO		IRQ_LCD0
#define IRQ_LCD_VSYNC		IRQ_LCD1
#define IRQ_LCD_SYSTEM		IRQ_LCD2

#endif /* ASM_ARCH_IRQS_H */
+3 −0
Original line number Diff line number Diff line
@@ -47,6 +47,8 @@
#define S5PV210_PA_PDMA0	0xE0900000
#define S5PV210_PA_PDMA1	0xE0A00000

#define S5PV210_PA_FB		(0xF8000000)

#define S5PV210_PA_VIC0		(0xF2000000)
#define S5P_PA_VIC0		S5PV210_PA_VIC0

@@ -78,5 +80,6 @@
/* compatibiltiy defines. */
#define S3C_PA_UART		S5PV210_PA_UART
#define S3C_PA_IIC		S5PV210_PA_IIC0
#define S3C_PA_FB		S5PV210_PA_FB

#endif /* __ASM_ARCH_MAP_H */
+1 −0
Original line number Diff line number Diff line
@@ -126,6 +126,7 @@

#define S5P_RST_STAT		S5P_CLKREG(0xA000)
#define S5P_OSC_CON		S5P_CLKREG(0x8000)
#define S5P_MDNIE_SEL		S5P_CLKREG(0x7008)
#define S5P_MIPI_PHY_CON0	S5P_CLKREG(0x7200)
#define S5P_MIPI_PHY_CON1	S5P_CLKREG(0x7204)
#define S5P_MIPI_CONTROL	S5P_CLKREG(0xE814)
Loading