Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4bafcbc7 authored by Jim Lodes's avatar Jim Lodes Committed by Tomi Valkeinen
Browse files

OMAPDSS: HDMI5: Change DDC timings 



The DDC scl high and low times were set to the minimum values
from the i2c specification, but the i2c specification takes into
account the rise time and fall time to calculate the frequency.
To pass HDMI certification DDC can not exceed 100kHz therefore in
a system where the rise times and fall times are negligible the high
and low times for scl need to be 10us.

Signed-off-by: default avatarJim Lodes <jim.lodes@garmin.com>
Signed-off-by: default avatarJ.D. Schroeder <jay.schroeder@garmin.com>
Signed-off-by: default avatarTomi Valkeinen <tomi.valkeinen@ti.com>
parent 08f707ac

drivers/gpu/drm/omapdrm/dss/hdmi5_core.c

+2 −2
Original line number Diff line number Diff line
@@ -51,8 +51,8 @@ static void hdmi_core_ddc_init(struct hdmi_core_data *core) 
{

	void __iomem *base = core->base;

	const unsigned long long iclk = 266000000;	/* DSS L3 ICLK */

	const unsigned ss_scl_high = 4000;		/* ns */

	const unsigned ss_scl_low = 4700;		/* ns */

	const unsigned ss_scl_high = 4600;		/* ns */

	const unsigned ss_scl_low = 5400;		/* ns */

	const unsigned fs_scl_high = 600;		/* ns */

	const unsigned fs_scl_low = 1300;		/* ns */

	const unsigned sda_hold = 1000;			/* ns */

drivers/video/fbdev/omap2/omapfb/dss/hdmi5_core.c

+2 −2
Original line number Diff line number Diff line
@@ -51,8 +51,8 @@ static void hdmi_core_ddc_init(struct hdmi_core_data *core) 
{

	void __iomem *base = core->base;

	const unsigned long long iclk = 266000000;	/* DSS L3 ICLK */

	const unsigned ss_scl_high = 4000;		/* ns */

	const unsigned ss_scl_low = 4700;		/* ns */

	const unsigned ss_scl_high = 4600;		/* ns */

	const unsigned ss_scl_low = 5400;		/* ns */

	const unsigned fs_scl_high = 600;		/* ns */

	const unsigned fs_scl_low = 1300;		/* ns */

	const unsigned sda_hold = 1000;			/* ns */