Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 489ba72c authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/radeon: fix sclk DS enablement 



Only enable it for levels 0 and 1.

Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent d3052b8c

drivers/gpu/drm/radeon/ci_dpm.c

+2 −0
Original line number Diff line number Diff line
@@ -2872,6 +2872,8 @@ static int ci_populate_all_graphic_levels(struct radeon_device *rdev) 
						       &pi->smc_state_table.GraphicsLevel[i]);

		if (ret)

			return ret;

		if (i > 1)

			pi->smc_state_table.GraphicsLevel[i].DeepSleepDivId = 0;

		if (i == (dpm_table->sclk_table.count - 1))

			pi->smc_state_table.GraphicsLevel[i].DisplayWatermark =

				PPSMC_DISPLAY_WATERMARK_HIGH;