Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4628d7ca authored by Mark Maule's avatar Mark Maule Committed by Tony Luck
Browse files

[IA64-SGI] disable TIOCA GART TLB prefetching 



Patch to disable SGI TIOCA GART TLB prefetching due to hw bug.

Signed-off-by: default avatarMark Maule <maule@sgi.com>
Signed-off-by: default avatarTony Luck <tony.luck@intel.com>
parent e96c9b47

arch/ia64/sn/pci/tioca_provider.c

+3 −3
Original line number Diff line number Diff line
@@ -171,15 +171,15 @@ tioca_gart_init(struct tioca_kernel *tioca_kern) 
	 *      use agp op-combining

	 *      use GET semantics to fetch memory

	 *      participate in coherency domain

	 *      prefetch TLB entries

	 * 	DISABLE GART PREFETCHING due to hw bug tracked in SGI PV930029

	 */



	ca_base->ca_control1 |= CA_AGPDMA_OP_ENB_COMBDELAY;	/* PV895469 ? */

	ca_base->ca_control2 &= ~(CA_GART_MEM_PARAM);

	ca_base->ca_control2 |= (0x2ull << CA_GART_MEM_PARAM_SHFT);

	tioca_kern->ca_gart_iscoherent = 1;

	ca_base->ca_control2 |=

	    (CA_GART_WR_PREFETCH_ENB | CA_GART_RD_PREFETCH_ENB);

	ca_base->ca_control2 &=

	    ~(CA_GART_WR_PREFETCH_ENB | CA_GART_RD_PREFETCH_ENB);



	/*

	 * Unmask GART fetch error interrupts.  Clear residual errors first.