Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3f2129fd authored by Chanwoo Choi's avatar Chanwoo Choi Committed by Krzysztof Kozlowski
Browse files

ARM: dts: exynos: Add support of Bus frequency using VDD_INT for exynos5422-odroidxu3 



This patch adds the bus device tree nodes for INT (Internal) block
to enable the AMBA bus frequency scaling and add the NoC (Network on Chip)
Probe Device Tree node to measure the bandwidth for AMBA AXI bus.

The WCORE bus bus is parent device in INT block using VDD_INT.

Signed-off-by: default avatarChanwoo Choi <cw00.choi@samsung.com>
Tested-by: default avatarMarkus Reichl <m.reichl@fivetechno.de>
Tested-by: default avatarAnand Moon <linux.amoon@gmail.com>
Reviewed-by: default avatarKrzysztof Kozlowski <k.kozlowski@samsung.com>
Signed-off-by: default avatarKrzysztof Kozlowski <k.kozlowski@samsung.com>
parent b04a62d3

arch/arm/boot/dts/exynos5422-odroidxu3-common.dtsi

+99 −0
Original line number Original line Diff line number Diff line
@@ -56,6 +56,89 @@ 
	};

	};

};

};





&bus_wcore {

	devfreq-events = <&nocp_mem0_0>, <&nocp_mem0_1>,

			<&nocp_mem1_0>, <&nocp_mem1_1>;

	vdd-supply = <&buck3_reg>;

	exynos,saturation-ratio = <100>;

	status = "okay";

};



&bus_noc {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_fsys_apb {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_fsys {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_fsys2 {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_mfc {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_gen {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_peri {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_g2d {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_g2d_acp {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_jpeg {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_jpeg_apb {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_disp1_fimd {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_disp1 {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_gscl_scaler {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&bus_mscl {

	devfreq = <&bus_wcore>;

	status = "okay";

};



&clock_audss {

&clock_audss {

	assigned-clocks = <&clock_audss EXYNOS_MOUT_AUDSS>,

	assigned-clocks = <&clock_audss EXYNOS_MOUT_AUDSS>,

			<&clock_audss EXYNOS_MOUT_I2S>,

			<&clock_audss EXYNOS_MOUT_I2S>,
@@ -361,6 +444,22 @@ 
	cap-sd-highspeed;

	cap-sd-highspeed;

};

};





&nocp_mem0_0 {

	status = "okay";

};



&nocp_mem0_1 {

	status = "okay";

};



&nocp_mem1_0 {

	status = "okay";

};



&nocp_mem1_1 {

	status = "okay";

};



&pinctrl_0 {

&pinctrl_0 {

	hdmi_hpd_irq: hdmi-hpd-irq {

	hdmi_hpd_irq: hdmi-hpd-irq {

		samsung,pins = "gpx3-7";

		samsung,pins = "gpx3-7";