Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3dcd020a authored by Hoath, Nicholas's avatar Hoath, Nicholas Committed by Daniel Vetter
Browse files

drm/i915/gen9: Implement WaDisableSDEUnitClockGating 



v2: Add stepping check for WaDisableSDEUnitClockGating.

Signed-off-by: default avatarNick Hoath <nicholas.hoath@intel.com>
Reviewed-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
[danvet: Rebase.]
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 8424171e

drivers/gpu/drm/i915/intel_pm.c

+8 −6
Original line number Diff line number Diff line
@@ -56,12 +56,14 @@ static void gen9_init_clock_gating(struct drm_device *dev) 
{

	struct drm_i915_private *dev_priv = dev->dev_private;



	if (INTEL_REVID(dev) == SKL_REVID_A0) {

		/*

		 * WaDisableSDEUnitClockGating:skl

		 * This seems to be a pre-production w/a.

		 */

		I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |

			   GEN8_SDEUNIT_CLOCK_GATE_DISABLE);

	}



	/* Wa4x4STCOptimizationDisable:skl */

	I915_WRITE(CACHE_MODE_1,