Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2d846c74 authored by Libin Yang's avatar Libin Yang Committed by Takashi Iwai
Browse files

ALSA: hda_intel: add AZX_DCAPS_I915_POWERWELL for SKL and BSW 



HDMI/DP codec on SKL/BSW is in the power well.
The power well must be turned on before probing the
HDMI/DP codec.

This is a temporary patch, which will power on the
powerwell by adding AZX_DCAPS_I915_POWERWELL for SKL
and BSW. After restructuring and new flag is added,
this patch will be reverted.

Signed-off-by: default avatarLibin Yang <libin.yang@intel.com>
Signed-off-by: default avatarTakashi Iwai <tiwai@suse.de>
parent f32c1c1b

sound/pci/hda/hda_intel.c

+6 −2
Original line number Original line Diff line number Diff line
@@ -297,8 +297,12 @@ enum { 
	 AZX_DCAPS_PM_RUNTIME | AZX_DCAPS_I915_POWERWELL |\

	 AZX_DCAPS_PM_RUNTIME | AZX_DCAPS_I915_POWERWELL |\

	 AZX_DCAPS_SNOOP_TYPE(SCH))

	 AZX_DCAPS_SNOOP_TYPE(SCH))





#define AZX_DCAPS_INTEL_BRASWELL \

	(AZX_DCAPS_INTEL_PCH | AZX_DCAPS_I915_POWERWELL)



#define AZX_DCAPS_INTEL_SKYLAKE \

#define AZX_DCAPS_INTEL_SKYLAKE \

	(AZX_DCAPS_INTEL_PCH | AZX_DCAPS_SEPARATE_STREAM_TAG)

	(AZX_DCAPS_INTEL_PCH | AZX_DCAPS_SEPARATE_STREAM_TAG |\

	 AZX_DCAPS_I915_POWERWELL)





/* quirks for ATI SB / AMD Hudson */

/* quirks for ATI SB / AMD Hudson */

#define AZX_DCAPS_PRESET_ATI_SB \

#define AZX_DCAPS_PRESET_ATI_SB \
@@ -1991,7 +1995,7 @@ static const struct pci_device_id azx_ids[] = { 
	  .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM },

	  .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM },

	/* Braswell */

	/* Braswell */

	{ PCI_DEVICE(0x8086, 0x2284),

	{ PCI_DEVICE(0x8086, 0x2284),

	  .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },

	  .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_BRASWELL },

	/* ICH6 */

	/* ICH6 */

	{ PCI_DEVICE(0x8086, 0x2668),

	{ PCI_DEVICE(0x8086, 0x2668),

	  .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },

	  .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_INTEL_ICH },