Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2b239077 authored by Peter De Schrijver's avatar Peter De Schrijver
Browse files

clk: tegra: Add periph regs bank X 



Tegra124 has an extra bank of peripheral clock registers. Add it to the
generic peripheral clock code.

Signed-off-by: default avatarPeter De Schrijver <pdeschrijver@nvidia.com>
parent 798e910b

drivers/clk/tegra/clk.c

+10 −0
Original line number Diff line number Diff line
@@ -57,6 +57,8 @@ 
#define RST_DEVICES_CLR_V		0x434

#define RST_DEVICES_SET_W		0x438

#define RST_DEVICES_CLR_W		0x43c

#define RST_DEVICES_SET_X		0x290

#define RST_DEVICES_CLR_X		0x294



/* Global data of Tegra CPU CAR ops */

static struct tegra_cpu_car_ops dummy_car_ops;
@@ -109,6 +111,14 @@ static struct tegra_clk_periph_regs periph_regs[] = { 
		.rst_set_reg = RST_DEVICES_SET_W,

		.rst_clr_reg = RST_DEVICES_CLR_W,

	},

	[5] = {

		.enb_reg = CLK_OUT_ENB_X,

		.enb_set_reg = CLK_OUT_ENB_SET_X,

		.enb_clr_reg = CLK_OUT_ENB_CLR_X,

		.rst_reg = RST_DEVICES_X,

		.rst_set_reg = RST_DEVICES_SET_X,

		.rst_clr_reg = RST_DEVICES_CLR_X,

	},

};



struct tegra_clk_periph_regs *get_reg_bank(int clkid)