Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2a61812a authored by Austin Zhang's avatar Austin Zhang Committed by Ingo Molnar
Browse files

x86: add X86_FEATURE_XMM4_2 definitions 



Added Intel processor SSE4.2 feature flag.

No in-tree user at the moment, but makes the tree-merging life easier
for the crypto tree.

Signed-off-by: default avatarAustin Zhang <austin.zhang@intel.com>
Signed-off-by: default avatarIngo Molnar <mingo@elte.hu>
parent 52a8968c

include/asm-x86/cpufeature.h

+2 −0
Original line number Diff line number Diff line
@@ -91,6 +91,7 @@ 
#define X86_FEATURE_CX16	(4*32+13) /* CMPXCHG16B */

#define X86_FEATURE_XTPR	(4*32+14) /* Send Task Priority Messages */

#define X86_FEATURE_DCA		(4*32+18) /* Direct Cache Access */

#define X86_FEATURE_XMM4_2	(4*32+20) /* Streaming SIMD Extensions-4.2 */



/* VIA/Cyrix/Centaur-defined CPU features, CPUID level 0xC0000001, word 5 */

#define X86_FEATURE_XSTORE	(5*32+ 2) /* on-CPU RNG present (xstore insn) */
@@ -189,6 +190,7 @@ extern const char * const x86_power_flags[32]; 
#define cpu_has_gbpages		boot_cpu_has(X86_FEATURE_GBPAGES)

#define cpu_has_arch_perfmon	boot_cpu_has(X86_FEATURE_ARCH_PERFMON)

#define cpu_has_pat		boot_cpu_has(X86_FEATURE_PAT)

#define cpu_has_xmm4_2		boot_cpu_has(X86_FEATURE_XMM4_2)



#if defined(CONFIG_X86_INVLPG) || defined(CONFIG_X86_64)

# define cpu_has_invlpg		1