Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2043f43e authored by Rex Zhu's avatar Rex Zhu Committed by Alex Deucher
Browse files

drm/amd/powerplay: enable set lowest mclk clock on baffin. 



Signed-off-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 971f8daa

drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c

+2 −2
Original line number Diff line number Diff line
@@ -3136,7 +3136,7 @@ static int polaris10_force_dpm_lowest(struct pp_hwmgr *hwmgr) 
							    (1 << level));



	}

/* uvd is enabled, can't set mclk low right now



	if (!data->mclk_dpm_key_disabled) {

		if (data->dpm_level_enable_mask.mclk_dpm_enable_mask) {

			level = phm_get_lowest_enabled_level(hwmgr,
@@ -3146,7 +3146,7 @@ static int polaris10_force_dpm_lowest(struct pp_hwmgr *hwmgr) 
							    (1 << level));

		}

	}

*/



	if (!data->pcie_dpm_key_disabled) {

		if (data->dpm_level_enable_mask.pcie_dpm_enable_mask) {

			level = phm_get_lowest_enabled_level(hwmgr,