Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 19bc4808 authored by Igal Liberman's avatar Igal Liberman Committed by Scott Wood
Browse files

powerpc/fsl: Added rcw registers to global utility registers 



The RCW registers are required for the future clock binding implementation.

Signed-off-by: default avatarIgal Liberman <Igal.Liberman@freescale.com>
Change-Id: Ic36dd8bc2959aa7f97fb6fd7bbb8420822fef0a9
Signed-off-by: default avatarScott Wood <scottwood@freescale.com>
parent 45c22ed7

arch/powerpc/include/asm/fsl_guts.h

+4 −1
Original line number Original line Diff line number Diff line
@@ -68,7 +68,10 @@ struct ccsr_guts { 
	u8	res0b4[0xc0 - 0xb4];

	u8	res0b4[0xc0 - 0xb4];

	__be32  iovselsr;	/* 0x.00c0 - I/O voltage select status register

	__be32  iovselsr;	/* 0x.00c0 - I/O voltage select status register

					     Called 'elbcvselcr' on 86xx SOCs */

					     Called 'elbcvselcr' on 86xx SOCs */

	u8	res0c4[0x224 - 0xc4];

	u8	res0c4[0x100 - 0xc4];

	__be32	rcwsr[16];	/* 0x.0100 - Reset Control Word Status registers

					     There are 16 registers */

	u8	res140[0x224 - 0x140];

	__be32  iodelay1;	/* 0x.0224 - IO delay control register 1 */

	__be32  iodelay1;	/* 0x.0224 - IO delay control register 1 */

	__be32  iodelay2;	/* 0x.0228 - IO delay control register 2 */

	__be32  iodelay2;	/* 0x.0228 - IO delay control register 2 */

	u8	res22c[0x604 - 0x22c];

	u8	res22c[0x604 - 0x22c];