Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 191f57c1 authored by Qiaowei Ren's avatar Qiaowei Ren Committed by H. Peter Anvin
Browse files

x86, cpufeature: Define the Intel MPX feature flag 



Define the Intel MPX (Memory Protection Extensions) CPU feature flag
in the cpufeature list.

Signed-off-by: default avatarQiaowei Ren <qiaowei.ren@intel.com>
Link: http://lkml.kernel.org/r/1386375658-2191-2-git-send-email-qiaowei.ren@intel.com


Signed-off-by: default avatarXudong Hao <xudong.hao@intel.com>
Signed-off-by: default avatarLiu Jinsong <jinsong.liu@intel.com>
Signed-off-by: default avatarH. Peter Anvin <hpa@linux.intel.com>
parent dc1ccc48

arch/x86/include/asm/cpufeature.h

+1 −0
Original line number Diff line number Diff line
@@ -216,6 +216,7 @@ 
#define X86_FEATURE_ERMS	(9*32+ 9) /* Enhanced REP MOVSB/STOSB */

#define X86_FEATURE_INVPCID	(9*32+10) /* Invalidate Processor Context ID */

#define X86_FEATURE_RTM		(9*32+11) /* Restricted Transactional Memory */

#define X86_FEATURE_MPX		(9*32+14) /* Memory Protection Extension */

#define X86_FEATURE_RDSEED	(9*32+18) /* The RDSEED instruction */

#define X86_FEATURE_ADX		(9*32+19) /* The ADCX and ADOX instructions */

#define X86_FEATURE_SMAP	(9*32+20) /* Supervisor Mode Access Prevention */