Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 137c6b3c authored by Maxime Ripard's avatar Maxime Ripard Committed by Daniel Lezcano
Browse files

clocksource: sun4i: Add clocksource and sched clock drivers 



Use the second timer found on the Allwinner SoCs as a clock source and
sched clock, that were both not used yet on these platforms.

Signed-off-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
Signed-off-by: default avatarDaniel Lezcano <daniel.lezcano@linaro.org>
parent 9eded232

drivers/clocksource/sun4i_timer.c

+15 −0
Original line number Diff line number Diff line
@@ -19,6 +19,7 @@ 
#include <linux/interrupt.h>

#include <linux/irq.h>

#include <linux/irqreturn.h>

#include <linux/sched_clock.h>

#include <linux/of.h>

#include <linux/of_address.h>

#include <linux/of_irq.h>
@@ -96,6 +97,11 @@ static struct irqaction sun4i_timer_irq = { 
	.dev_id = &sun4i_clockevent,

};



static u32 sun4i_timer_sched_read(void)

{

	return ~readl(timer_base + TIMER_CNTVAL_REG(1));

}



static void __init sun4i_timer_init(struct device_node *node)

{

	unsigned long rate = 0;
@@ -117,6 +123,15 @@ static void __init sun4i_timer_init(struct device_node *node) 


	rate = clk_get_rate(clk);



	writel(~0, timer_base + TIMER_INTVAL_REG(1));

	writel(TIMER_CTL_ENABLE | TIMER_CTL_RELOAD |

	       TIMER_CTL_CLK_SRC(TIMER_CTL_CLK_SRC_OSC24M),

	       timer_base + TIMER_CTL_REG(1));



	setup_sched_clock(sun4i_timer_sched_read, 32, rate);

	clocksource_mmio_init(timer_base + TIMER_CNTVAL_REG(1), node->name,

			      rate, 300, 32, clocksource_mmio_readl_down);



	writel(rate / (TIMER_SCAL * HZ),

	       timer_base + TIMER_INTVAL_REG(0));