Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 07e81d61 authored by Tim Abbott's avatar Tim Abbott Committed by H. Peter Anvin
Browse files

x86: Use section .data.page_aligned for the idt_table. 



The .data.idt section is just squashed into the .data.page_aligned
output section by the linker script anyway, so it might as well be in
the .data.page_aligned section.

This eliminates all references to .data.idt on x86.

Signed-off-by: default avatarTim Abbott <tabbott@ksplice.com>
Cc: Ingo Molnar <mingo@redhat.com>
Signed-off-by: default avatarH. Peter Anvin <hpa@zytor.com>
parent 4ae59b91

arch/x86/kernel/traps.c

+2 −4
Original line number Diff line number Diff line
@@ -73,11 +73,9 @@ char ignore_fpu_irq; 


/*

 * The IDT has to be page-aligned to simplify the Pentium

 * F0 0F bug workaround.. We have a special link segment

 * for this.

 * F0 0F bug workaround.

 */

gate_desc idt_table[NR_VECTORS]

	__attribute__((__section__(".data.idt"))) = { { { { 0, 0 } } }, };

gate_desc idt_table[NR_VECTORS] __page_aligned_data = { { { { 0, 0 } } }, };

#endif



DECLARE_BITMAP(used_vectors, NR_VECTORS);

arch/x86/kernel/vmlinux.lds.S

+0 −1
Original line number Diff line number Diff line
@@ -112,7 +112,6 @@ SECTIONS 
#endif



		PAGE_ALIGNED_DATA(PAGE_SIZE)

		*(.data.idt)



		CACHELINE_ALIGNED_DATA(CONFIG_X86_L1_CACHE_BYTES)