Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0062f104 authored by Russell King's avatar Russell King Committed by Russell King
Browse files

[ARM] omap: make sure virtual mmio addresses are __iomem pointer-like

parent e8a91c95
Loading
Loading
Loading
Loading
+6 −6
Original line number Diff line number Diff line
@@ -34,7 +34,7 @@ extern void omap1510_fpga_init_irq(void);
 * ---------------------------------------------------------------------------
 */
/* maps in the FPGA registers and the ETHR registers */
#define H2P2_DBG_FPGA_BASE		0xE8000000	/* VA */
#define H2P2_DBG_FPGA_BASE		IOMEM(0xE8000000)	/* VA */
#define H2P2_DBG_FPGA_SIZE		SZ_4K			/* SIZE */
#define H2P2_DBG_FPGA_START		0x04000000		/* PA */

@@ -85,9 +85,9 @@ struct h2p2_dbg_fpga {
 *  OMAP-1510 FPGA
 * ---------------------------------------------------------------------------
 */
#define OMAP1510_FPGA_BASE			0xE8000000	/* Virtual */
#define OMAP1510_FPGA_BASE		IOMEM(0xE8000000)	/* VA */
#define OMAP1510_FPGA_SIZE		SZ_4K
#define OMAP1510_FPGA_START			0x08000000	/* Physical */
#define OMAP1510_FPGA_START		0x08000000		/* PA */

/* Revision */
#define OMAP1510_FPGA_REV_LOW			(OMAP1510_FPGA_BASE + 0x0)
+1 −1
Original line number Diff line number Diff line
@@ -89,7 +89,7 @@
#define DPLL_CTL		(0xfffecf00)

/* DSP clock control. Must use __raw_readw() and __raw_writew() with these */
#define DSP_CONFIG_REG_BASE     (0xe1008000)
#define DSP_CONFIG_REG_BASE     IOMEM(0xe1008000)
#define DSP_CKCTL		(DSP_CONFIG_REG_BASE + 0x0)
#define DSP_IDLECT1		(DSP_CONFIG_REG_BASE + 0x4)
#define DSP_IDLECT2		(DSP_CONFIG_REG_BASE + 0x8)