Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit ead86061 authored by Matt Wagantall's avatar Matt Wagantall Committed by Gerrit - the friendly Code Review server
Browse files

soc: qcom: cache_m4m_erp64: Fix L1/L2 error detection initialization 



L1/L2 error detection configuration must be configured on all CPUs,
but the configuration was performed on all but the current CPU.
Replace calls to smp_call_function() with calls to on_each_cpu() to
correct this.  smp_call_function() only calls the function on other
CPUs, not the current one.

Change-Id: I68b7657a6b1258f745103531bfe383333dbd9362
Signed-off-by: default avatarMatt Wagantall <mattw@codeaurora.org>
parent 22a062ad

drivers/soc/qcom/cache_m4m_erp64.c

+2 −2
Original line number Diff line number Diff line
@@ -498,9 +498,9 @@ static int msm_cache_erp_probe(struct platform_device *pdev) 
	cpu_pm_register_notifier(&cache_erp_cpu_pm_notifier);



	/* Perform L1/L2 cache error detection init on online cpus */

	smp_call_function(msm_cache_erp_irq_init, NULL, 1);

	on_each_cpu(msm_cache_erp_irq_init, NULL, 1);

	/* Enable irqs */

	smp_call_function(enable_erp_irq_callback, NULL, 1);

	on_each_cpu(enable_erp_irq_callback, NULL, 1);

	put_online_cpus();



	/* L2 erp irq per cluster */