Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit e40540b3 authored by Sonic Zhang's avatar Sonic Zhang Committed by Bryan Wu
Browse files

Blackfin arch: fix bug NOR Flash MTD mount fail 



Config EBIU flash mode properly. EBIU_MODE EBIU_FCTL
EBIU_MBSCTL register should be configurd to Flash
mode.

Signed-off-by: default avatarSonic Zhang <sonic.zhang@analog.com>
Signed-off-by: default avatarBryan Wu <bryan.wu@analog.com>
parent 28a44d4b

arch/blackfin/Kconfig

+14 −0
Original line number Diff line number Diff line
@@ -866,6 +866,20 @@ config BANK_3 
	default 0x99B3

endmenu



config EBIU_MBSCTLVAL

	hex "EBIU Bank Select Control Register"

	depends on BF54x

	default 0



config EBIU_MODEVAL

	hex "Flash Memory Mode Control Register"

	depends on BF54x

	default 1



config EBIU_FCTLVAL

	hex "Flash Memory Bank Control Register"

	depends on BF54x

	default 6

endmenu



#############################################################################

arch/blackfin/mach-bf548/head.S

+21 −0
Original line number Diff line number Diff line
@@ -158,6 +158,27 @@ ENTRY(__stext) 
	w[p2] = r0;

	ssync;



	p2.h = hi(EBIU_MBSCTL);

	p2.l = lo(EBIU_MBSCTL);

	r0.h = hi(CONFIG_EBIU_MBSCTLVAL);

	r0.l = lo(CONFIG_EBIU_MBSCTLVAL);

	[p2] = r0;

	ssync;



	p2.h = hi(EBIU_MODE);

	p2.l = lo(EBIU_MODE);

	r0.h = hi(CONFIG_EBIU_MODEVAL);

	r0.l = lo(CONFIG_EBIU_MODEVAL);

	[p2] = r0;

	ssync;



	p2.h = hi(EBIU_FCTL);

	p2.l = lo(EBIU_FCTL);

	r0.h = hi(CONFIG_EBIU_FCTLVAL);

	r0.l = lo(CONFIG_EBIU_FCTLVAL);

	[p2] = r0;

	ssync;



	/* This section keeps the processor in supervisor mode

	 * during kernel boot.  Switches to user mode at end of boot.

	 * See page 3-9 of Hardware Reference manual for documentation.