Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit deb12393 authored by Ajay Singh Parmar's avatar Ajay Singh Parmar
Browse files

msm: mdss: add display-port hdcp's register set 



Add HDCP 1.x related registers to be hooked up with
hdcp 1.x state machine so that hdcp 1.x can be programmed
to work for DP.

Change-Id: I16bf5ecbc237294e99ce6710c6b759e3346011a5
Signed-off-by: default avatarAjay Singh Parmar <aparmar@codeaurora.org>
parent a50e709b

drivers/video/fbdev/msm/mdss_dp_util.h

+24 −0
Original line number Diff line number Diff line
@@ -87,6 +87,30 @@ 


#define TCSR_USB3_DP_PHYMODE			0x48



/* DP HDCP 1.3 registers */

#define DP_HDCP_CTRL                                   (0x0A0)

#define DP_HDCP_STATUS                                 (0x0A4)

#define DP_HDCP_SW_UPPER_AKSV                          (0x298)

#define DP_HDCP_SW_LOWER_AKSV                          (0x29C)

#define DP_HDCP_ENTROPY_CTRL0                          (0x750)

#define DP_HDCP_ENTROPY_CTRL1                          (0x75C)

#define DP_HDCP_SHA_STATUS                             (0x0C8)

#define DP_HDCP_RCVPORT_DATA2_0                        (0x0B0)

#define DP_HDCP_RCVPORT_DATA3                          (0x2A4)

#define DP_HDCP_RCVPORT_DATA4                          (0x2A8)

#define DP_HDCP_RCVPORT_DATA5                          (0x0C0)

#define DP_HDCP_RCVPORT_DATA6                          (0x0C4)



#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_SHA_CTRL           (0x024)

#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA0      (0x004)

#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA1      (0x008)

#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA7      (0x00C)

#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA8      (0x010)

#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA9      (0x014)

#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA10     (0x018)

#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA11     (0x01C)

#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA12     (0x020)



struct lane_mapping {

	char lane0;

	char lane1;

drivers/video/fbdev/msm/mdss_hdmi_hdcp.c

+23 −0
Original line number Diff line number Diff line
@@ -119,6 +119,25 @@ struct hdcp_reg_set { 
	 HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA11, \

	 HDCP_SEC_TZ_HV_HLOS_HDCP_RCVPORT_DATA12}



#define HDCP_REG_SET_CLIENT_DP \

	{DP_HDCP_STATUS, 16, 14, 13, DP_HDCP_CTRL, \

	 DP_HDCP_SW_LOWER_AKSV, DP_HDCP_SW_UPPER_AKSV, \

	 DP_HDCP_ENTROPY_CTRL0, DP_HDCP_ENTROPY_CTRL1, \

	 0, HDCP_SEC_DP_TZ_HV_HLOS_HDCP_SHA_CTRL, \

	 DP_HDCP_SHA_STATUS, 0, 0, DP_HDCP_RCVPORT_DATA2_0, \

	 DP_HDCP_RCVPORT_DATA3, DP_HDCP_RCVPORT_DATA4, \

	 DP_HDCP_RCVPORT_DATA5, DP_HDCP_RCVPORT_DATA6, \

	 0, 0, 0, 0, 0, 0, \

	 HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA0, \

	 HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA1, \

	 HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA7, \

	 HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA8, \

	 HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA9, \

	 HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA10, \

	 HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA11, \

	 HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA12}





struct hdmi_hdcp_ctrl {

	u32 auth_retries;

	u32 tp_msgid;
@@ -1577,6 +1596,10 @@ static void hdmi_hdcp_update_client_reg_set(struct hdmi_hdcp_ctrl *hdcp_ctrl) 
	if (hdcp_ctrl->init_data.client_id == HDCP_CLIENT_HDMI) {

		struct hdcp_reg_set reg_set = HDCP_REG_SET_CLIENT_HDMI;



		hdcp_ctrl->reg_set = reg_set;

	} else if (hdcp_ctrl->init_data.client_id == HDCP_CLIENT_DP) {

		struct hdcp_reg_set reg_set = HDCP_REG_SET_CLIENT_DP;



		hdcp_ctrl->reg_set = reg_set;

	}

}