Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit d1a3280d authored by Linux Build Service Account's avatar Linux Build Service Account
Browse files

Promotion of kernel.lnx.4.4-160816. 

CRs      Change ID                                   Subject
--------------------------------------------------------------------------------------------------------------
1040638   I40d1ce2f5db0ed75453feda5c31152f8201b8697   msm: kgsl: Disable RB sampler data path optimization
1048319   Iaa1ed5c24f07b8e18efc35de4f6ae6edea3b9f55   ARM: dts: msm: Program venus clock gate 4 on msmcobalt
1044373   Idea83ef287710add893b48af0ecd9465e4ff7a98   msm: camera: isp: Set no memory retention
1021009   I368a8bc2760d4f8bed847aefae59af2839e828cd   msm: camera: Add support for reading new property tag
1044373 1044777   Ib8e0ede7e237eb6c43f67e98a3b335067a4a74fc   msm: camera: cpp: Vote AHB with clock enabled and no mem
1044373 1044777   I644cdf84c6cf71bcb8f4ea24c0efb9a3603ca435   ARM: dts: msm-4.4: Add axi clock and remove cpp rcg clk
1052007   I34785a7dd2b141c521c3f2623966459b18a80364   ASoC: msmcobalt: Add dai-link for VI feedback
1051857   Id9e9d37c6c0ac5c3ba6f566377bf86dbfe8ccabb   ARM: dts: msm: add support for msmcobalt v2 CPU clock fr
1040200   Iaffc8397cbdb2d3a8c339330585913a0d8758603   defconfig: arm64: msm: Enable IPA unit-test framework
1044373   Idd83064eaea2dee48b78a352a715633c04347217   msm: camera: jpeg: Set no memory retention
1051863   Icff31b265b49d087005ac0e58d7783ff2588548c   regulator: cprh-kbss-regulator: support per-rev fuse ref
1049889   I7aad55ba6ac69ad2ca7a8783bf4fdd8241d112cc   ARM: dts: msm: Add smmu iova address and size for ICNSS
1043377   If28a0f801411a215b02647f8acfccb1edb1033d4   soc: qcom: smp2p: Add support for CDSP peripheral
1028465   I1cbdbf139b14988513a22030aa2be4a99a221880   msm: kgsl: Fix the ringbuffer wrap around logic
1052007   I741e7f3076a7db595297ad7a1ee551c46d5c8213   ASoC: wcd934x: Enable VI path on WCD9340
1044381   I87c34fece6cb352ecef3aaeb8a02c1196fa8bcc3   msm: vidc: Set no memory retention for video clocks
1048319   I1d207635b0dd516bbff2007b1a45f5cc038d350e   msm: vidc: Set the preset registers before loading FW
1044381   I632086bebf11802d08acb0189f848fb1426b41b8   ARM: dts: msm: Set no memory retention on msmcobalt
1044373   I7ffa9d7bd9c39696b2ca0c688fdc13ce947ae1c7   msm: camera: FD: Set no memory retention
1043377   I6ef2810b07960006b0fe4c573d5ce2bead90ee97   soc: qcom: sleepstate: add sleep state compatible entry
823989   I216f9d4407592ae0112902fe423a807ae3c146d0   firmware: qcom: tz_log: fix incorrect datatype for warm_
1023060   I6b361eadbc5830fa7d513b62c44fe99cb8a75fc8   ARM: dts: msm: Route to sw crypto for hmac and aead on m
1043199   I6aaa1c2a277b5ccde25bbae6e0f452ea7bf578ab   msm: vidc: Compile vidc driver as LKM
1043377   I7d23da099b5ed9deb3d074c1b72d286560fd705c   soc: qcom: smem: Add SMEM items for CDSP SMP2P communica
1043377   Ica16f736cb3789490c0c309996b295a06260545d   ARM: dts: msm: Add SMP2P entries for MSMFALCON
1050517   I17532984f546be97ba9862c07dd694b3fdd592fb   clk: msm: Add memory barrier after reset assert/deassert
1051863   I40b24c00d2c8ec767ba67951b16e7a3c7cdeb511   ARM: dts: msm: Add VDD_APC0/APC1 CPR data for msmcobalt
1049889   Id7c6aa45608911ae2510e953e4c7d8ae19f8a111   icnss: Provide APIs for getting SMMU mapping context
1044373   I81c8ffc49166f7bf6d5c6eb3b61bfb5699dfb091   msm: camera: Add new soc api

Change-Id: I8abf2bee6eb6dcf8ba7ce3c03f8d936b0bb579ea
CRs-Fixed: 1051857, 1028465, 1043199, 823989, 1023060, 1051863, 1043377, 1040638, 1052007, 1049889, 1050517, 1044777, 1040200, 1044381, 1048319, 1021009, 1044373
parents 8ecebe6d c5984ec8

Documentation/arm/msm/msm_smp2p.txt

+3 −1
Original line number Diff line number Diff line
@@ -181,7 +181,7 @@ added to the end of the list (Table 3). 
              -------------------------------------------------

             | Wireless processor         |        4           |

              -------------------------------------------------

             | Modem Fw                   |        5           |

             | CDSP processor             |        5           |

              -------------------------------------------------

             | Power processor            |        6           |

              -------------------------------------------------
@@ -206,6 +206,8 @@ Item ID will be 427 + 1 = 428. 
          ---------------------------------------------------

         | Description                    | SMEM ID value    |

          ---------------------------------------------------

         | CDSP SMEM Item base            |       94         |

          ---------------------------------------------------

         | Apps SMP2P SMEM Item base      |       427        |

          ---------------------------------------------------

         | Modem SMP2P SMEM Item base     |       435        |

Documentation/devicetree/bindings/arm/msm/sleepstate-smp2p.txt

+3 −1
Original line number Diff line number Diff line 
Qualcomm Technologies, Inc. SMSM Point-to-Point (SMP2P) Sleepstate driver



Required properties:

-compatible : should be "qcom,smp2pgpio_sleepstate_3_out";

-compatible : should be one of the following:

- "qcom,smp2pgpio_sleepstate_3_out" - for sensor processor on remote pid 3

- "qcom,smp2pgpio-sleepstate-out" - for other cases

-gpios : the relevant gpio pins of the entry.



Example:

Documentation/devicetree/bindings/gpio/gpio-smp2p.txt

+2 −0
Original line number Diff line number Diff line
@@ -31,6 +31,8 @@ Unit test devices ("smp2p" entries): 
		"qcom,smp2pgpio_test_smp2p_3_in"

		"qcom,smp2pgpio_test_smp2p_4_out"

		"qcom,smp2pgpio_test_smp2p_4_in"

		"qcom,smp2pgpio_test_smp2p_5_out"

		"qcom,smp2pgpio_test_smp2p_5_in"

		"qcom,smp2pgpio_test_smp2p_7_out"

		"qcom,smp2pgpio_test_smp2p_7_in"

		"qcom,smp2pgpio_test_smp2p_15_out"

Documentation/devicetree/bindings/gpu/adreno.txt

+2 −0
Original line number Diff line number Diff line
@@ -152,6 +152,8 @@ GPU Quirks: 
- qcom,gpu-quirk-fault-detect-mask:

				Mask out RB1-3 activity signals from HW hang

				detection logic

- qcom,gpu-quirk-dp2clockgating-disable:

				Disable RB sampler data path clock gating optimization



The following properties are optional as collecting data via coresight might

not be supported for every chipset. The documentation for coresight

Documentation/devicetree/bindings/regulator/cprh-kbss-regulator.txt

+6 −1
Original line number Diff line number Diff line
@@ -30,7 +30,12 @@ KBSS specific properties: 
- compatible

	Usage:      required

	Value type: <string>

	Definition: "qcom,cprh-msmcobalt-kbss-regulator".

	Definition: should be one of the following:

		    "qcom,cprh-msmcobalt-v1-kbss-regulator",

		    "qcom,cprh-msmcobalt-v2-kbss-regulator",

		    "qcom,cprh-msmcobalt-kbss-regulator".

		    If the SoC revision is not specified, then it is assumed to

		    be the most recent revision of MSMCOBALT, i.e. v2.



- qcom,cpr-controller-id

	Usage:      required