Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c7282bc2 authored by Linux Build Service Account's avatar Linux Build Service Account
Browse files

Promotion of kernel.lnx.4.4-161018.

CRs      Change ID                                   Subject
--------------------------------------------------------------------------------------------------------------
1078753   I8ae92ee1d26bd6687b6b2b4cbed1032485d7450e   soc: qcom: Acquire mutex before checking for service
1071443   I7f5046d4822438e949658356e683e74acfa664f7   qpnp-smb2: support exiting sink based on cc
1048242   I17aeabe9c20388747dc1965bef22127bd054a828   smb138x-charger: supporting switching freq prop
1071261   I018eb018de2a8119acc09824c82cca8ff1b52faa   qpnp-smb2: add debugfs entries to force power supply upd
1071443   I0f76f092d3e8de7a916e995e4d825fe0da79bf78   qpnp-smb2: update to USB_PD type when pd is active
1071443   I2ae261c71694695b41d8a31c4b40542d5e227c3a   qcom-charger: Allow PD for hvdcp
1067296   Iae33a17ba43f624052ac6591dc56af26b7a605c6   ARM: dts: msm: add the smmu dt nodes for msmfalcon
1076516   I85cc4d5ce92450d038d3a1f4fcc5ac51bdbb3bbf   msm: mdss: dp: add support for logging event names
1078725   I6bef33a1239329f0687ee3983c2c02d84e984284   PM / devfreq: memlat: add device attribute to show core
1048802   Ia9219bc232f2092569dfb1a14f628e788173c4ff   qcom-charger: qpnp-smb2: configure float options from DT
1067296   Iaaa9661e0c078ea1e4bb6e110bf4fe672dd2a7e9   ARM: dts: msm: add smmu impl-def registers for msmfalcon
1071443   I7411bd541ffe704dda97dd869a3dbd4dbfc99518   qpnp-smb2: handle shorted vbus and cc lines and legacy c
1074234   I1598dbc97cb9d02b946de5c9803a49d923c7edc1   msm: mdss: Update memory retention and periph control se
1077719   Ia986d0fbc512c8e9ed1b5fb5b2ac4bc564cc4ba9   sched/fair: Fix issue with trace flag not being set prop
1063621   I1984c1fc8c3e4a5f9c818240ec7e0323a68bfe3b   mdss: displayport: fix shutdown sequence
1077349   I215e9e82f44061c4083a4df8cab400beadf6322d   smb-lib: support separate current settings from usb and
1077349   I49fccb1fcf8eaea8fea1ae186906689a628c02f8   smb-lib: provide insertion removal functions
1074810   Ic4259821e1ee74e49068545208587ad66ac29679   msm: kgsl: Remove DPM registers from snapshot
1064277   I01bc7304e446c622849c678c64a3fd6881413e89   clk: msm: mdss: fix DSI PLL post vco divider configurati
1076210   I32e5e5ed4ab3f09635f4fe512a1e9b75436ab88e   ARM: dts: msm: enable parallel battery current IIO for m
1039567   I7f201209101e54461e3d08d677bd7b266f971420   smb-lib: fix type not updating to Unknown after removal
1077149   I86e6c4a15e6eed8e4650c6eb072f07f49890aecc   ASoC: msmcobalt: Check for number of aux codecs
1072607   I54941fbcc0a4b4d24dcb01f4628aa4dc99fcbab9   clk: qcom: Add support for Voter and hardware clocks
1078291   I7d2a7a775437770075ddbd2d1a36ce5d9e44a631   power_supply: add PARALLEL_PERCENT property
1052915   I94e5d36feb3cd54bcc46e8c56933340cad839c1f   smb-lib: set ICL to 900mA when USB 3.0 has enumerated
1042068   Iddb291b10cdcb5c42ab8497e06c2ce47885cd5ab   msm: camera: cpp: Add validation for v4l2 ioctl argument
1073818   Ic5f3260c433e2d99d3a87a80dae0106dc622c4b7   scsi: ufs-qcom: avoid sleep in atomic context
1077874   I9a36a52c77672fba13813656a58f7b8cc14a4c27   clk: qcom: Support to add hardware clocks to of_clk_prov
1078334   Ia619650c94c35aea015a89841c59a1f9dbc521f9   usb: gadget: f_midi: Fix use after free bug
1072607   I805df626d85e8d19f3d9f44dd05011713bd22d1e   defconfig: msm: Add support for SMD-RPM clocks
1078865   I781a68db35f90ba3e89da8a9cd6cf4ebdfbb0eb3   clk: msm: clock-mmss-cobalt: Update the FMAXes for dp_pi
1078215   I439ae8aea839af6d9b84fe1384feb18de3d9d276   msm: camera: isp: Set the clock rate before ahb vote
1045908   I26db214b101d63feaf16b6b47e716116e334f648   msm: sensor: Update CSI PHY 3 phase settings for msmcoba
1066138 1070792   I0b86917b06e548cd2e7455ecaaf01f0f71c6b0ff   ARM: dts: msm: Add cpp root clock for msmcobalt
1073892   Ifa29acf4bd698730732e75476dd3615884f40e6a   msm: camera: isp: Update burst length for msmfalcon
1073482   Ibc53bd27a58c90d309a38937d6de6eef62ddc99a   msm: ipa3: Add specific logs to improve debugging capabi
1077349   Ibe03e1dc88700b605e2f43ee4bca266ce3dee92b   smb-lib: rerun apsd if not pd
1071443   I8879699531a49915e7286e4a166944709076fbd1   usb: pd: Handle PD_ALLOWED within state machine
1078253   I941a357d63f1024c5f7648de10af10df0148c6a7   ASoC: wcd934x: Create mixer control to select asrc outpu
1070113   Ic5254da65f3720a8313881bc419ec912a0ed6997   msm: mdss: displayport: fix alt mode sequence
1058572   I9a972c5656762385f11214fe22398cc14a996d29   mmc: host: Register changes for msmfalcon
1077349   I665ec788a770632b4849b9beff8444d00e956ce1   usb: pd: Use new power_supply properties for PD current
1077762   Ic48e3a65b19c378deff7e5c149d5b30aca6e73c7   msm: mdss: fix typo in the error message for multirect v
1048242   I7611e6b697222427303df47f837716005e013443   power_supply: add property to reflect switcher frequency
1077623   Idf045ba868e3fa47837575b268917838ff71f1a6   msm: ipa: fix mutex_lock with task->state != RUNNING
1076516   I7aa157d9377799563180792fe5d31a22a7aff0e1   msm: mdss: dp: update Clock Recovery phase of link train
1078901   I288f3ae985d27a563daff56eca5dda0e72021272   clk: msm: clock-mmss-cobalt: Update the CPP clock freque
1074866   Ib1fda1fcbc09e132f1b3deaf4a65fe8617ff9d10   ASoC: tavil: fix kctl_put and get function for SLIM RXX
1075999   I12bfceb01990873db3f4287f85deccb6b6b36495   ARM: dts: msm: Enable SD card for msmcobalt QRD VR1 boar
1070248   Iaf0490370f2469e80be0d949957906faed40abb7   msm: mdss: Fix the cursor max size for msmcobalt
1078640   I367f4b3afdae9d0f78081e142be34132aaf07ab4   ARM: dts: msm: Add support for Lpass PIL on msmtriton
1039567   I0eeb61e847b07ac9b7622ac521bace24a417bb14   qpnp-smb2: print function names in debug statements
1071443   Id7eaa46f08ac451a918a550f7837efbef78ab6f6   qpnp-smb2: Disable hvdcp based on user configuration
1075909   Idcbd8db9eb451f2d732c935f00b6c50f9af3c592   arm64: mm: Log the process id in the rtb

Change-Id: Ice2c0b33fcbed13271970496ea5ef762b88a07df
CRs-Fixed: 1074810, 1077349, 1077762, 1073482, 1078334, 1052915, 1078215, 1066138, 1076516, 1058572, 1077623, 1074234, 1078753, 1077874, 1048242, 1078253, 1078901, 1064277, 1078865, 1048802, 1078291, 1077149, 1072607, 1071443, 1076210, 1070248, 1074866, 1070792, 1073818, 1077719, 1073892, 1070113, 1039567, 1078640, 1063621, 1067296, 1075999, 1078725, 1042068, 1045908, 1075909, 1071261
parents d24625a7 c6b7d967
Loading
Loading
Loading
Loading
+3 −0
Original line number Diff line number Diff line
@@ -4,6 +4,9 @@ Secure Digital Host Controller provides standard host interface to SD/MMC/SDIO c

Required properties:
  - compatible : should be "qcom,sdhci-msm"
		For SDCC version 5.0.0, MCI registers are removed from SDCC interface
		and some registers are moved to HC. New compatible string is added to
		support this change - "qcom,sdhci-msm-v5".
  - reg : should contain SDHC, SD Core register map.
  - reg-names : indicates various resources passed to driver (via reg proptery) by name.
		Required "reg-names" are "hc_mem" and "core_mem"
+19 −1
Original line number Diff line number Diff line
@@ -110,6 +110,25 @@ Charger specific properties:
		will use io-channel-names to match IIO input names
		with IIO specifiers.

- qcom,float-option
  Usage:      optional
  Value type: <u32>
  Definition: Configures how the charger behaves when a float charger is
	      detected by APSD
	        1 - Treat as a DCP
	        2 - Treat as a SDP
	        3 - Disable charging
                4 - Suspend USB input

- qcom,hvdcp-disable
  Usage:      optional
  Value type: <empty>
  Definition: Specifies if hvdcp charging is to be enabled or not.
		If this property is not specified hvdcp will be enabled.
		If this property is specified, hvdcp 2.0 detection will still
		happen but the adapter won't be asked to switch to a higher
		voltage point.

=============================================
Second Level Nodes - SMB2 Charger Peripherals
=============================================
@@ -143,7 +162,6 @@ pmicobalt_charger: qcom,qpnp-smb2 {
	io-channels = <&pmic_rradc 0>;
	io-channel-names = "rradc_batt_id";

	qcom,suspend-input;
	dpdm-supply = <&qusb_phy0>;

	qcom,step-soc-thresholds = <60 70 80 90>;
+204 −0
Original line number Diff line number Diff line
/* Copyright (c) 2016, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/clock/qcom,gcc-msmfalcon.h>
#include <dt-bindings/clock/qcom,mmcc-msmfalcon.h>
#include <dt-bindings/clock/qcom,rpmcc.h>
#include <dt-bindings/msm/msm-bus-ids.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

&soc {
	anoc2_smmu: arm,smmu-anoc2@16c0000 {
		compatible = "qcom,smmu-v2";
		reg = <0x16c0000 0x40000>;
		#iommu-cells = <1>;
		qcom,register-save;
		qcom,skip-init;
		#global-interrupts = <2>;
		interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 374 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 375 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 376 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 377 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 378 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clock_rpmcc RPM_AGGR2_NOC_CLK>;
		clock-names = "smmu_aggr2_noc_clk";
		#clock-cells = <1>;
	};

	lpass_q6_smmu: arm,smmu-lpass_q6@5100000 {
		status = "disabled";
		compatible = "qcom,smmu-v2";
		reg = <0x5100000 0x40000>;
		#iommu-cells = <1>;
		qcom,register-save;
		qcom,skip-init;
		#global-interrupts = <2>;
		interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 224 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>;
		vdd-supply = <&gdsc_hlos1_vote_lpass_adsp>;
		clocks = <&clock_gcc HLOS1_VOTE_LPASS_ADSP_SMMU_CLK>;
		clock-names = "lpass_q6_smmu_clk";
		#clock-cells = <1>;
	};

	mmss_bimc_smmu: arm,smmu-mmss@cd00000 {
		status = "disabled";
		compatible = "qcom,smmu-v2";
		reg = <0xcd00000 0x40000>;
		#iommu-cells = <1>;
		qcom,register-save;
		qcom,skip-init;
		#global-interrupts = <2>;
		interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH>;
		vdd-supply = <&gdsc_bimc_smmu>;
		clocks = <&clock_mmss MMSS_MNOC_AHB_CLK>,
			 <&clock_gcc  MMSSNOC_AXI_CLK>,
			 <&clock_mmss MMSS_BIMC_SMMU_AHB_CLK>,
			 <&clock_mmss MMSS_BIMC_SMMU_AXI_CLK>;
		clock-names = "mmss_mnoc_ahb_clk",
			      "mmssnoc_axi_clk",
			      "mmss_bimc_smmu_ahb_clk",
			      "mmss_bimc_smmu_axi_clk";
		#clock-cells = <1>;
		qcom,bus-master-id = <MSM_BUS_MNOC_BIMC_MAS>;
	};

	kgsl_smmu: arm,smmu-kgsl@5040000 {
		status = "disabled";
		compatible = "qcom,smmu-v2";
		reg = <0x5040000 0x10000>;
		#iommu-cells = <1>;
		qcom,dynamic;
		qcom,register-save;
		qcom,skip-init;
		#global-interrupts = <2>;
		interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH>;
		vdd-supply = <&gdsc_gpu_cx>;
		clocks = <&clock_gcc GCC_GPU_CFG_AHB_CLK>,
			 <&clock_gcc GCC_BIMC_GFX_CLK>,
			 <&clock_gcc GCC_GPU_BIMC_GFX_CLK>;
		clock-names = "gcc_gpu_cfg_ahb_clk",
			      "gcc_bimc_gfx_clk",
			      "gcc_gpu_bimc_gfx_clk";
		#clock-cells = <1>;
	};

	turing_q6_smmu: arm,smmu-turing_q6@5180000 {
		status = "disabled";
		compatible = "qcom,smmu-v2";
		reg = <0x5180000 0x40000>;
		#iommu-cells = <1>;
		qcom,register-save;
		qcom,skip-init;
		#global-interrupts = <2>;
		interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 534 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 536 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 538 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 539 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 540 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 541 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 542 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 543 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 544 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 545 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 546 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 547 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 549 IRQ_TYPE_LEVEL_HIGH>;
		vdd-supply = <&gdsc_hlos1_vote_turing_adsp>;
		clocks = <&clock_gcc HLOS1_VOTE_TURING_ADSP_SMMU_CLK>;
		clock-names = "turing_q6_smmu_clk";
		#clock-cells = <1>;
	};
};
+409 −0
Original line number Diff line number Diff line
/* Copyright (c) 2016, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

&kgsl_smmu {
	attach-impl-defs = <0x6000 0x2378>,
			   <0x6060 0x1055>,
			   <0x678c 0x8>,
			   <0x6794 0x28>,
			   <0x6800 0x6>,
			   <0x6900 0x3ff>,
			   <0x6924 0x204>,
			   <0x6928 0x11000>,
			   <0x6930 0x800>,
			   <0x6960 0xffffffff>,
			   <0x6b64 0x1a5551>,
			   <0x6b68 0x9a82a382>;
};

&lpass_q6_smmu {
	attach-impl-defs = <0x6000 0x2378>,
			   <0x6060 0x1055>,
			   <0x6070 0xe0>,
			   <0x6074 0xe0>,
			   <0x6078 0xe0>,
			   <0x607c 0xe0>,
			   <0x60f0 0xc0>,
			   <0x60f4 0xc8>,
			   <0x60f8 0xd0>,
			   <0x60fc 0xd8>,
			   <0x6170 0x0>,
			   <0x6174 0x30>,
			   <0x6178 0x60>,
			   <0x617c 0x90>,
			   <0x6270 0x0>,
			   <0x6274 0x2>,
			   <0x6278 0x4>,
			   <0x627c 0x6>,
			   <0x62f0 0x8>,
			   <0x62f4 0xe>,
			   <0x62f8 0x14>,
			   <0x62fc 0x1a>,
			   <0x6370 0x20>,
			   <0x6374 0x40>,
			   <0x6378 0x60>,
			   <0x637c 0x80>,
			   <0x6784 0x0>,
			   <0x678c 0x10>,
			   <0x67a0 0x0>,
			   <0x67a4 0x0>,
			   <0x67a8 0x20>,
			   <0x67b0 0x0>,
			   <0x67b4 0x8>,
			   <0x67b8 0xc8>,
			   <0x67d0 0x4>,
			   <0x67dc 0x8>,
			   <0x67e0 0x8>,
			   <0x6800 0x6>,
			   <0x6900 0x3ff>,
			   <0x6924 0x202>,
			   <0x6928 0x10a00>,
			   <0x6930 0x500>,
			   <0x6960 0xffffffff>,
			   <0x6b64 0x121151>,
			   <0x6b68 0xea800080>,
			   <0x6c00 0x0>,
			   <0x6c04 0x0>,
			   <0x6c08 0x0>,
			   <0x6c0c 0x0>,
			   <0x6c10 0x1>,
			   <0x6c14 0x1>,
			   <0x6c18 0x1>,
			   <0x6c1c 0x1>,
			   <0x6c20 0x2>,
			   <0x6c24 0x2>,
			   <0x6c28 0x2>,
			   <0x6c2c 0x2>,
			   <0x6c30 0x3>,
			   <0x6c34 0x3>,
			   <0x6c38 0x3>,
			   <0x6c3c 0x3>;
};

&turing_q6_smmu {
	attach-impl-defs = <0x6000 0x2378>,
			   <0x6060 0x1055>,
			   <0x6070 0xe0>,
			   <0x6074 0xe0>,
			   <0x6078 0xe0>,
			   <0x607c 0xe0>,
			   <0x60f0 0xc0>,
			   <0x60f4 0xc8>,
			   <0x60f8 0xd0>,
			   <0x60fc 0xd8>,
			   <0x6170 0x0>,
			   <0x6174 0x30>,
			   <0x6178 0x60>,
			   <0x617c 0x90>,
			   <0x6270 0x0>,
			   <0x6274 0x2>,
			   <0x6278 0x4>,
			   <0x627c 0x6>,
			   <0x62f0 0x8>,
			   <0x62f4 0xe>,
			   <0x62f8 0x14>,
			   <0x62fc 0x1a>,
			   <0x6370 0x20>,
			   <0x6374 0x40>,
			   <0x6378 0x60>,
			   <0x637c 0x80>,
			   <0x6784 0x0>,
			   <0x678c 0x10>,
			   <0x67a0 0x0>,
			   <0x67a4 0x0>,
			   <0x67a8 0x20>,
			   <0x67b0 0x0>,
			   <0x67b4 0x8>,
			   <0x67b8 0xc8>,
			   <0x67d0 0x4>,
			   <0x67dc 0x8>,
			   <0x67e0 0x8>,
			   <0x6800 0x6>,
			   <0x6900 0x3ff>,
			   <0x6924 0x202>,
			   <0x6928 0x10a00>,
			   <0x6930 0x500>,
			   <0x6960 0xffffffff>,
			   <0x6b64 0x121151>,
			   <0x6b68 0xea800080>,
			   <0x6c00 0x0>,
			   <0x6c04 0x0>,
			   <0x6c08 0x0>,
			   <0x6c0c 0x0>,
			   <0x6c10 0x1>,
			   <0x6c14 0x1>,
			   <0x6c18 0x1>,
			   <0x6c1c 0x1>,
			   <0x6c20 0x2>,
			   <0x6c24 0x2>,
			   <0x6c28 0x2>,
			   <0x6c2c 0x2>,
			   <0x6c30 0x3>,
			   <0x6c34 0x3>,
			   <0x6c38 0x3>,
			   <0x6c3c 0x3>;
};

&mmss_bimc_smmu {
	attach-impl-defs = <0x6000 0x2378>,
			   <0x6060 0x1055>,
			   <0x678c 0x28>,
			   <0x6794 0xe0>,
			   <0x6800 0x6>,
			   <0x6900 0x3ff>,
			   <0x6924 0x204>,
			   <0x6928 0x11002>,
			   <0x6930 0x800>,
			   <0x6960 0xffffffff>,
			   <0x6964 0xffffffff>,
			   <0x6968 0xffffffff>,
			   <0x696c 0xffffffff>,
			   <0x6b48 0x330330>,
			   <0x6b4c 0x81>,
			   <0x6b50 0x3333>,
			   <0x6b54 0x3333>,
			   <0x6b64 0x1a5555>,
			   <0x6b68 0xbaaa892a>,
			   <0x6b70 0x10100202>,
			   <0x6b74 0x10100202>,
			   <0x6b78 0x10100000>,
			   <0x6b80 0x20042004>,
			   <0x6b84 0x20042004>;
};

&anoc2_smmu {
	attach-impl-defs = <0x6000 0x2378>,
			   <0x6060 0x1055>,
			   <0x6070 0xf>,
			   <0x6074 0x23>,
			   <0x6078 0x37>,
			   <0x607c 0x39>,
			   <0x6080 0x3f>,
			   <0x6084 0x6f>,
			   <0x6088 0x74>,
			   <0x608c 0x92>,
			   <0x6090 0xb0>,
			   <0x6094 0xf0>,
			   <0x6098 0xf0>,
			   <0x609c 0xf0>,
			   <0x60f0 0x0>,
			   <0x60f4 0x1>,
			   <0x60f8 0x3>,
			   <0x60fc 0x4>,
			   <0x6100 0x6>,
			   <0x6104 0x8>,
			   <0x6108 0x9>,
			   <0x610c 0xb>,
			   <0x6110 0xd>,
			   <0x6114 0xf>,
			   <0x6118 0xf>,
			   <0x611c 0xf>,
			   <0x6170 0x0>,
			   <0x6174 0x0>,
			   <0x6178 0x0>,
			   <0x617c 0x0>,
			   <0x6180 0x0>,
			   <0x6184 0x0>,
			   <0x6188 0x0>,
			   <0x618c 0x0>,
			   <0x6190 0x0>,
			   <0x6194 0x0>,
			   <0x6198 0x0>,
			   <0x619c 0x0>,
			   <0x6270 0x0>,
			   <0x6274 0x1>,
			   <0x6278 0x2>,
			   <0x627c 0x4>,
			   <0x6280 0x4>,
			   <0x6284 0x6>,
			   <0x6288 0x6>,
			   <0x628c 0xa>,
			   <0x6290 0xc>,
			   <0x6294 0xc>,
			   <0x6298 0xc>,
			   <0x629c 0xc>,
			   <0x62f0 0xc>,
			   <0x62f4 0x12>,
			   <0x62f8 0x18>,
			   <0x62fc 0x1a>,
			   <0x6300 0x1d>,
			   <0x6304 0x23>,
			   <0x6308 0x24>,
			   <0x630c 0x28>,
			   <0x6310 0x2c>,
			   <0x6314 0x30>,
			   <0x6318 0x30>,
			   <0x631c 0x30>,
			   <0x6370 0x30>,
			   <0x6374 0x35>,
			   <0x6378 0x3a>,
			   <0x637c 0x3e>,
			   <0x6380 0x46>,
			   <0x6384 0x50>,
			   <0x6388 0x55>,
			   <0x638c 0x5d>,
			   <0x6390 0x67>,
			   <0x6394 0x80>,
			   <0x6398 0x80>,
			   <0x639c 0x80>,
			   <0x678c 0x12>,
			   <0x6794 0x32>,
			   <0x67a0 0x0>,
			   <0x67a4 0xe1>,
			   <0x67a8 0xf0>,
			   <0x67b0 0x0>,
			   <0x67b4 0xc>,
			   <0x67b8 0x9c>,
			   <0x67d0 0x0>,
			   <0x67dc 0x4>,
			   <0x67e0 0x8>,
			   <0x6800 0x6>,
			   <0x6900 0x3ff>,
			   <0x6b48 0x330330>,
			   <0x6b4c 0x81>,
			   <0x6b50 0x1313>,
			   <0x6b64 0x121155>,
			   <0x6b68 0xcaa84920>,
			   <0x6b70 0xc0c0000>,
			   <0x6b74 0x8080000>,
			   <0x6b78 0x8080000>,
			   <0x6b80 0x20002000>,
			   <0x6b84 0x20002000>,
			   <0x6c00 0x5>,
			   <0x6c04 0x0>,
			   <0x6c08 0x5>,
			   <0x6c0c 0x0>,
			   <0x6c10 0x5>,
			   <0x6c14 0x0>,
			   <0x6c18 0x5>,
			   <0x6c1c 0x0>,
			   <0x6c20 0x5>,
			   <0x6c24 0x0>,
			   <0x6c28 0x0>,
			   <0x6c2c 0x0>,
			   <0x6c30 0x0>,
			   <0x6c34 0x0>,
			   <0x6c38 0x0>,
			   <0x6c3c 0x0>,
			   <0x6c40 0x0>,
			   <0x6c44 0x0>,
			   <0x6c48 0x0>,
			   <0x6c4c 0x0>,
			   <0x6c50 0x0>,
			   <0x6c54 0x0>,
			   <0x6c58 0x0>,
			   <0x6c5c 0x0>,
			   <0x6c60 0x0>,
			   <0x6c64 0x0>,
			   <0x6c68 0x0>,
			   <0x6c6c 0x0>,
			   <0x6c70 0x0>,
			   <0x6c74 0x0>,
			   <0x6c78 0x0>,
			   <0x6c7c 0x0>,
			   <0x6c80 0x0>,
			   <0x6c84 0x0>,
			   <0x6c88 0x0>,
			   <0x6c8c 0x0>,
			   <0x6c90 0x0>,
			   <0x6c94 0x0>,
			   <0x6c98 0x0>,
			   <0x6c9c 0x0>,
			   <0x6ca0 0x0>,
			   <0x6ca4 0x0>,
			   <0x6ca8 0x0>,
			   <0x6cac 0x0>,
			   <0x6cb0 0x0>,
			   <0x6cb4 0x0>,
			   <0x6cb8 0x0>,
			   <0x6cbc 0x0>,
			   <0x6cc0 0x0>,
			   <0x6cc4 0x0>,
			   <0x6cc8 0x0>,
			   <0x6ccc 0x0>,
			   <0x6cd0 0x0>,
			   <0x6cd4 0x0>,
			   <0x6cd8 0x0>,
			   <0x6cdc 0x0>,
			   <0x6ce0 0x0>,
			   <0x6ce4 0x0>,
			   <0x6ce8 0x0>,
			   <0x6cec 0x0>,
			   <0x6cf0 0x0>,
			   <0x6cf4 0x0>,
			   <0x6cf8 0x0>,
			   <0x6cfc 0x0>,
			   <0x6d00 0x3>,
			   <0x6d04 0x4>,
			   <0x6d08 0x4>,
			   <0x6d0c 0x0>,
			   <0x6d10 0x8>,
			   <0x6d14 0x8>,
			   <0x6d18 0x3>,
			   <0x6d1c 0x2>,
			   <0x6d20 0x4>,
			   <0x6d24 0x0>,
			   <0x6d28 0x4>,
			   <0x6d2c 0x0>,
			   <0x6d30 0x7>,
			   <0x6d34 0x0>,
			   <0x6d38 0x6>,
			   <0x6d3c 0x0>,
			   <0x6d40 0x0>,
			   <0x6d44 0x1>,
			   <0x6d48 0x4>,
			   <0x6d4c 0x0>,
			   <0x6d50 0x4>,
			   <0x6d54 0x0>,
			   <0x6d58 0x4>,
			   <0x6d5c 0x0>,
			   <0x6d60 0x0>,
			   <0x6d64 0x0>,
			   <0x6d68 0x0>,
			   <0x6d6c 0x0>,
			   <0x6d70 0x0>,
			   <0x6d74 0x0>,
			   <0x6d78 0x0>,
			   <0x6d7c 0x0>,
			   <0x6d80 0x0>,
			   <0x6d84 0x0>,
			   <0x6d88 0x0>,
			   <0x6d8c 0x0>,
			   <0x6d90 0x0>,
			   <0x6d94 0x0>,
			   <0x6d98 0x0>,
			   <0x6d9c 0x0>,
			   <0x6da0 0x0>,
			   <0x6da4 0x0>,
			   <0x6da8 0x0>,
			   <0x6dac 0x0>,
			   <0x6db0 0x0>,
			   <0x6db4 0x0>,
			   <0x6db8 0x0>,
			   <0x6dbc 0x0>,
			   <0x6dc0 0x0>,
			   <0x6dc4 0x0>,
			   <0x6dc8 0x0>,
			   <0x6dcc 0x0>,
			   <0x6dd0 0x0>,
			   <0x6dd4 0x0>,
			   <0x6dd8 0x0>,
			   <0x6ddc 0x0>,
			   <0x6de0 0x0>,
			   <0x6de4 0x0>,
			   <0x6de8 0x0>,
			   <0x6dec 0x0>,
			   <0x6df0 0x0>,
			   <0x6df4 0x0>,
			   <0x6df8 0x0>,
			   <0x6dfc 0x0>;
};
+3 −1
Original line number Diff line number Diff line
@@ -391,6 +391,7 @@
			<&clock_mmss clk_mmss_mnoc_ahb_clk>,
			<&clock_mmss clk_mmss_camss_ahb_clk>,
			<&clock_mmss clk_mmss_camss_top_ahb_clk>,
			<&clock_mmss clk_cpp_clk_src>,
			<&clock_mmss clk_mmss_camss_cpp_clk>,
			<&clock_mmss clk_mmss_camss_cpp_ahb_clk>,
			<&clock_mmss clk_mmss_camss_cpp_axi_clk>,
@@ -400,10 +401,11 @@
		clock-names = "mmssnoc_axi_clk",
			"mnoc_ahb_clk",
			"camss_ahb_clk", "camss_top_ahb_clk",
			"cpp_src_clk",
			"cpp_core_clk", "camss_cpp_ahb_clk",
			"camss_cpp_axi_clk", "micro_iface_clk",
			"mmss_smmu_axi_clk", "cpp_vbif_ahb_clk";
		qcom,clock-rates = <0 0 0 0 200000000 0 0 0 0 0>;
		qcom,clock-rates = <0 0 0 0 200000000 200000000 0 0 0 0 0>;
		qcom,min-clock-rate = <200000000>;
		qcom,bus-master = <1>;
		qcom,vbif-qos-setting = <0x20 0x10000000>,
Loading