Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c36e7978 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "clk: qcom: Move the rbcpr clock voltage vote to active only"

parents 51fd2735 c381d19d

drivers/clk/qcom/gcc-sdm660.c

+1 −1
Original line number Diff line number Diff line
@@ -818,7 +818,7 @@ static struct clk_rcg2 hmss_rbcpr_clk_src = { 
		.parent_names = gcc_parent_names_ao_1,

		.num_parents = 3,

		.ops = &clk_rcg2_ops,

		VDD_DIG_FMAX_MAP2(

		VDD_DIG_FMAX_MAP2_AO(

				LOWER, 19200000,

				NOMINAL, 50000000),

	},

drivers/clk/qcom/vdd-level-660.h

+9 −1
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2016, The Linux Foundation. All rights reserved.

 * Copyright (c) 2016-2017, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and
@@ -95,6 +95,14 @@ 
	},					\

	.num_rate_max = VDD_DIG_NUM



#define VDD_DIG_FMAX_MAP2_AO(l1, f1, l2, f2)	 \

	.vdd_class = &vdd_dig_ao,		\

	.rate_max = (unsigned long[VDD_DIG_NUM]) {	\

		[VDD_DIG_##l1] = (f1),		\

		[VDD_DIG_##l2] = (f2),		\

	},					\

	.num_rate_max = VDD_DIG_NUM



#define VDD_DIG_FMAX_MAP3_AO(l1, f1, l2, f2, l3, f3) \

	.vdd_class = &vdd_dig_ao,			\

	.rate_max = (unsigned long[VDD_DIG_NUM]) {	\