Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b453831d authored by Sandeep Panda's avatar Sandeep Panda
Browse files

clk: qcom: add MDSS PLL support for sdm630



Add the sdm630 compatible string to MDSS PLL driver
of_device_id table list, so that initialization of
MDSS PLL driver takes place for sdm630 platform.

Change-Id: I284ff9c07a4a971260ade399a2f7a605003ccf1d
Signed-off-by: default avatarSandeep Panda <spanda@codeaurora.org>
parent dd6494d9
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -16,7 +16,7 @@ Required properties:
			"qcom,mdss_hdmi_pll_8996_v3", "qcom,mdss_hdmi_pll_8996_v3_1p8",
			"qcom,mdss_dsi_pll_8998", "qcom,mdss_dp_pll_8998",
			"qcom,mdss_hdmi_pll_8998", "qcom,mdss_dsi_pll_sdm660",
			"qcom,mdss_dp_pll_sdm660"
			"qcom,mdss_dp_pll_sdm660", "qcom,mdss_dsi_pll_sdm630"
- cell-index:		Specifies the controller used
- reg:			offset and length of the register set for the device.
- reg-names :		names to refer to register sets related to this device
+5 −0
Original line number Diff line number Diff line
@@ -138,6 +138,10 @@ static int mdss_pll_resource_parse(struct platform_device *pdev,
		pll_res->pll_interface_type = MDSS_DSI_PLL_8996;
		pll_res->target_id = MDSS_PLL_TARGET_SDM660;
		pll_res->revision = 2;
	} else if (!strcmp(compatible_stream, "qcom,mdss_dsi_pll_sdm630")) {
		pll_res->pll_interface_type = MDSS_DSI_PLL_8996;
		pll_res->target_id = MDSS_PLL_TARGET_SDM630;
		pll_res->revision = 2;
	} else if (!strcmp(compatible_stream, "qcom,mdss_dsi_pll_8998")) {
		pll_res->pll_interface_type = MDSS_DSI_PLL_8998;
	} else if (!strcmp(compatible_stream, "qcom,mdss_dp_pll_8998")) {
@@ -391,6 +395,7 @@ static const struct of_device_id mdss_pll_dt_match[] = {
	{.compatible = "qcom,mdss_hdmi_pll_8998"},
	{.compatible = "qcom,mdss_dsi_pll_sdm660"},
	{.compatible = "qcom,mdss_dp_pll_sdm660"},
	{.compatible = "qcom,mdss_dsi_pll_sdm630"},
	{}
};

+1 −0
Original line number Diff line number Diff line
@@ -53,6 +53,7 @@ enum {
enum {
	MDSS_PLL_TARGET_8996,
	MDSS_PLL_TARGET_SDM660,
	MDSS_PLL_TARGET_SDM630,
};

#define DFPS_MAX_NUM_OF_FRAME_RATES 20