Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7317a659 authored by ansharma's avatar ansharma
Browse files

ARM: dts: msm: Add the pmfalcon and pm2falcon dtsi files 



Add the device nodes for the following peripherals -
pmfalcon - RevID, PON, GPIO, COINCELL, RTC
pm2falcon - RevID, PON, GPIO, PWM, LED, WLED, FLASH

CRs-Fixed: 1070059
Change-Id: I0159eccab5a6263d61e1a226f320212d94bfee7e
Signed-off-by: default avataransharma <ansharma@codeaurora.org>
parent 8c85f453

arch/arm/boot/dts/qcom/msm-pm2falcon.dtsi

0 → 100644
+377 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2016, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



#include <dt-bindings/interrupt-controller/irq.h>

#include <dt-bindings/spmi/spmi.h>

#include <dt-bindings/msm/power-on.h>



&spmi_bus {

	qcom,pm2falcon@2 {

		compatible = "qcom,spmi-pmic";

		reg = <0x2 SPMI_USID>;

		#address-cells = <2>;

		#size-cells = <0>;



		pm2falcon_revid: qcom,revid@100 {

			compatible = "qcom,qpnp-revid";

			reg = <0x100 0x100>;

		};



		qcom,power-on@800 {

			compatible = "qcom,qpnp-power-on";

			reg = <0x800 0x100>;

			qcom,secondary-pon-reset;

			qcom,hard-reset-poweroff-type =

				<PON_POWER_OFF_SHUTDOWN>;

		};



		pm2falcon_gpios: gpios {

			compatible = "qcom,qpnp-pin";

			gpio-controller;

			#gpio-cells = <2>;

			#address-cells = <1>;

			#size-cells = <1>;

			label = "pm2falcon-gpio";



			gpio@c000 {

				reg = <0xc000 0x100>;

				qcom,pin-num = <1>;

				status = "disabled";

			};



			gpio@c100 {

				reg = <0xc100 0x100>;

				qcom,pin-num = <2>;

				status = "disabled";

			};



			gpio@c200 {

				reg = <0xc200 0x100>;

				qcom,pin-num = <3>;

				status = "disabled";

			};



			gpio@c300 {

				reg = <0xc300 0x100>;

				qcom,pin-num = <4>;

				status = "disabled";

			};



			gpio@c400 {

				reg = <0xc400 0x100>;

				qcom,pin-num = <5>;

				status = "disabled";

			};



			gpio@c500 {

				reg = <0xc500 0x100>;

				qcom,pin-num = <6>;

				status = "disabled";

			};



			gpio@c600 {

				reg = <0xc600 0x100>;

				qcom,pin-num = <7>;

				status = "disabled";

			};



			gpio@c700 {

				reg = <0xc700 0x100>;

				qcom,pin-num = <8>;

				status = "disabled";

			};



			gpio@c800 {

				reg = <0xc800 0x100>;

				qcom,pin-num = <9>;

				status = "disabled";

			};



			gpio@c900 {

				reg = <0xc900 0x100>;

				qcom,pin-num = <10>;

				status = "disabled";

			};



			gpio@ca00 {

				reg = <0xca00 0x100>;

				qcom,pin-num = <11>;

				status = "disabled";

			};



			gpio@cb00 {

				reg = <0xcb00 0x100>;

				qcom,pin-num = <12>;

				status = "disabled";

			};



		};

	};



	qcom,pm2falcon@3 {

		compatible ="qcom,spmi-pmic";

		reg = <0x3 SPMI_USID>;

		#address-cells = <2>;

		#size-cells = <0>;



		pm2falcon_pwm_1: pwm@b100 {

			compatible = "qcom,qpnp-pwm";

			reg = <0xb100 0x100>,

			      <0xb042 0x7e>;

			reg-names = "qpnp-lpg-channel-base",

					"qpnp-lpg-lut-base";

			qcom,channel-id = <1>;

			qcom,supported-sizes = <6>, <9>;

			qcom,ramp-index = <0>;

			#pwm-cells = <2>;

			status = "disabled";

		};



		pm2falcon_pwm_2: pwm@b200 {

			compatible = "qcom,qpnp-pwm";

			reg = <0xb200 0x100>,

			      <0xb042 0x7e>;

			reg-names = "qpnp-lpg-channel-base",

					 "qpnp-lpg-lut-base";

			qcom,channel-id = <2>;

			qcom,supported-sizes = <6>, <9>;

			qcom,ramp-index = <1>;

			#pwm-cells = <2>;

			status = "disabled";

		};



		pm2falcon_pwm_3: pwm@b300 {

			compatible = "qcom,qpnp-pwm";

			reg = <0xb300 0x100>,

			      <0xb042 0x7e>;

			reg-names = "qpnp-lpg-channel-base",

					 "qpnp-lpg-lut-base";

			qcom,channel-id = <3>;

			qcom,supported-sizes = <6>, <9>;

			qcom,ramp-index = <2>;

			#pwm-cells = <2>;

			status = "disabled";

		};



		pm2falcon_pwm_4: pwm@b400 {

			compatible = "qcom,qpnp-pwm";

			reg = <0xb400 0x100>,

			      <0xb042 0x7e>;

			reg-names = "qpnp-lpg-channel-base",

					 "qpnp-lpg-lut-base";

			qcom,channel-id = <4>;

			qcom,supported-sizes = <6>, <9>;

			qcom,ramp-index = <3>;

			#pwm-cells = <2>;

			status = "disabled";

		};



		qcom,leds@d000 {

			compatible = "qcom,leds-qpnp";

			reg = <0xd000 0x100>;

			label = "rgb";

			status = "disabled";



			red_led: qcom,rgb_0 {

				label = "rgb";

				qcom,id = <3>;

				qcom,mode = "pwm";

				pwms = <&pm2falcon_pwm_3 0 0>;

				qcom,pwm-us = <1000>;

				qcom,max-current = <12>;

				qcom,default-state = "off";

				linux,name = "red";

				linux,default-trigger =

					"battery-charging";

			};



			green_led: qcom,rgb_1 {

				label = "rgb";

				qcom,id = <4>;

				qcom,mode = "pwm";

				pwms = <&pm2falcon_pwm_2 0 0>;

				qcom,pwm-us = <1000>;

				qcom,max-current = <12>;

				qcom,default-state = "off";

				linux,name = "green";

				linux,default-trigger = "battery-full";

			};



			blue_led: qcom,rgb_2 {

				label = "rgb";

				qcom,id = <5>;

				qcom,mode = "pwm";

				pwms = <&pm2falcon_pwm_1 0 0>;

				qcom,pwm-us = <1000>;

				qcom,max-current = <12>;

				qcom,default-state = "off";

				linux,name = "blue";

				linux,default-trigger = "boot-indication";

			};

		};



		pm2falcon_wled: qcom,leds@d800 {

			compatible = "qcom,qpnp-wled";

			reg = <0xd800 0x100>,

				<0xd900 0x100>,

				<0xdc00 0x100>,

				<0xde00 0x100>;

			reg-names = "qpnp-wled-ctrl-base",

					"qpnp-wled-sink-base",

					"qpnp-wled-ibb-base",

					"qpnp-wled-lab-base";

			interrupts = <0x3 0xd8 0x2>;

			interrupt-names = "sc-irq";

			linux,name = "wled";

			linux,default-trigger = "bkl-trigger";

			qcom,fdbk-output = "auto";

			qcom,vref-mv = <350>;

			qcom,switch-freq-khz = <800>;

			qcom,ovp-mv = <29500>;

			qcom,ilim-ma = <980>;

			qcom,boost-duty-ns = <26>;

			qcom,mod-freq-khz = <9600>;

			qcom,dim-mode = "hybrid";

			qcom,hyb-thres = <625>;

			qcom,sync-dly-us = <800>;

			qcom,fs-curr-ua = <25000>;

			qcom,cons-sync-write-delay-us = <1000>;

			qcom,en-phase-stag;

			qcom,led-strings-list = [00 01 02];

			qcom,en-ext-pfet-sc-pro;

			status = "ok";

		};



		flash_led: qcom,leds@d300 {

			compatible = "qcom,qpnp-flash-led-v2";

			reg = <0xd300 0x100>;

			label = "flash";

			interrupts = <0x3 0xd3 0x0 IRQ_TYPE_EDGE_RISING>,

					<0x3 0xd3 0x3 IRQ_TYPE_EDGE_RISING>,

					<0x3 0xd3 0x4 IRQ_TYPE_EDGE_RISING>;

			interrupt-names = "led-fault-irq",

					"all-ramp-down-done-irq",

					"all-ramp-up-done-irq";

			qcom,hdrm-auto-mode;

			qcom,short-circuit-det;

			qcom,open-circuit-det;

			qcom,vph-droop-det;

			qcom,thermal-derate-en;

			qcom,thermal-derate-current = <200 500 1000>;

			qcom,isc-delay = <192>;

			status = "disabled";



			pm2falcon_flash0: qcom,flash_0 {

				label = "flash";

				qcom,led-name = "led:flash_0";

				qcom,max-current = <1500>;

				qcom,default-led-trigger = "flash0_trigger";

				qcom,id = <0>;

				qcom,current-ma = <1000>;

				qcom,duration-ms = <1280>;

				qcom,ires-ua = <12500>;

				qcom,hdrm-voltage-mv = <325>;

				qcom,hdrm-vol-hi-lo-win-mv = <100>;

			};



			pm2falcon_flash1: qcom,flash_1 {

				label = "flash";

				qcom,led-name = "led:flash_1";

				qcom,max-current = <1500>;

				qcom,default-led-trigger = "flash1_trigger";

				qcom,id = <1>;

				qcom,current-ma = <1000>;

				qcom,duration-ms = <1280>;

				qcom,ires-ua = <12500>;

				qcom,hdrm-voltage-mv = <325>;

				qcom,hdrm-vol-hi-lo-win-mv = <100>;

			};



			pm2falcon_flash2: qcom,flash_2 {

				label = "flash";

				qcom,led-name = "led:flash_2";

				qcom,max-current = <750>;

				qcom,default-led-trigger = "flash2_trigger";

				qcom,id = <2>;

				qcom,current-ma = <500>;

				qcom,duration-ms = <1280>;

				qcom,ires-ua = <12500>;

				qcom,hdrm-voltage-mv = <325>;

				qcom,hdrm-vol-hi-lo-win-mv = <100>;

				pinctrl-names = "led_enable","led_disable";

				pinctrl-0 = <&led_enable>;

				pinctrl-1 = <&led_disable>;

			};



			pm2falcon_torch0: qcom,torch_0 {

				label = "torch";

				qcom,led-name = "led:torch_0";

				qcom,max-current = <500>;

				qcom,default-led-trigger = "torch0_trigger";

				qcom,id = <0>;

				qcom,current-ma = <300>;

				qcom,ires-ua = <12500>;

				qcom,hdrm-voltage-mv = <325>;

				qcom,hdrm-vol-hi-lo-win-mv = <100>;

			};



			pm2falcon_torch1: qcom,torch_1 {

				label = "torch";

				qcom,led-name = "led:torch_1";

				qcom,max-current = <500>;

				qcom,default-led-trigger = "torch1_trigger";

				qcom,id = <1>;

				qcom,current-ma = <300>;

				qcom,ires-ua = <12500>;

				qcom,hdrm-voltage-mv = <325>;

				qcom,hdrm-vol-hi-lo-win-mv = <100>;

			};



			pm2falcon_torch2: qcom,torch_2 {

				label = "torch";

				qcom,led-name = "led:torch_2";

				qcom,max-current = <500>;

				qcom,default-led-trigger = "torch2_trigger";

				qcom,id = <2>;

				qcom,current-ma = <300>;

				qcom,ires-ua = <12500>;

				qcom,hdrm-voltage-mv = <325>;

				qcom,hdrm-vol-hi-lo-win-mv = <100>;

				pinctrl-names = "led_enable","led_disable";

				pinctrl-0 = <&led_enable>;

				pinctrl-1 = <&led_disable>;

			};



			pm2falcon_switch0: qcom,led_switch_0 {

				label = "switch";

				qcom,led-name = "led:switch_0";

				qcom,led-mask = <3>;

				qcom,default-led-trigger = "switch0_trigger";

				reg0 {

					regulator-name = "pmfalcon_bob";

					max-voltage-uv = <3600000>;

				};

			};



			pm2falcon_switch1: qcom,led_switch_1 {

				label = "switch";

				qcom,led-name = "led:switch_1";

				qcom,led-mask = <4>;

				qcom,default-led-trigger = "switch1_trigger";

				reg0 {

					regulator-name = "pmfalcon_bob";

					max-voltage-uv = <3600000>;

				};

			};

		};

	};

};

arch/arm/boot/dts/qcom/msm-pmfalcon.dtsi

0 → 100644
+169 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2016, The Linux Foundation. All rights reserved.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 and

 * only version 2 as published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



#include <dt-bindings/spmi/spmi.h>

#include <dt-bindings/interrupt-controller/irq.h>



&spmi_bus {

	qcom,pmfalcon@0 {

		compatible ="qcom,spmi-pmic";

		reg = <0x0 SPMI_USID>;

		#address-cells = <2>;

		#size-cells = <0>;



		pmfalcon_revid: qcom,revid@100 {

			compatible = "qcom,qpnp-revid";

			reg = <0x100 0x100>;

		};



		qcom,power-on@800 {

			compatible = "qcom,qpnp-power-on";

			reg = <0x800 0x100>;

			interrupts = <0x0 0x8 0x0 IRQ_TYPE_NONE>,

				     <0x0 0x8 0x1 IRQ_TYPE_NONE>,

				     <0x0 0x8 0x4 IRQ_TYPE_NONE>,

				     <0x0 0x8 0x5 IRQ_TYPE_NONE>;

			interrupt-names = "kpdpwr", "resin",

					"resin-bark", "kpdpwr-resin-bark";

			qcom,pon-dbc-delay = <15625>;

			qcom,system-reset;

			qcom,store-hard-reset-reason;



			qcom,pon_1 {

				qcom,pon-type = <0>;

				qcom,pull-up = <1>;

				linux,code = <116>;

			};



			qcom,pon_2 {

				qcom,pon-type = <1>;

				qcom,pull-up = <1>;

				linux,code = <114>;

			};

		};



		pmfalcon_gpios: gpios {

			compatible = "qcom,qpnp-pin";

			gpio-controller;

			#gpio-cells = <2>;

			#address-cells = <1>;

			#size-cells = <1>;

			label = "pmfalcon-gpio";



			gpio@c000 {

				reg = <0xc000 0x100>;

				qcom,pin-num = <1>;

				status = "disabled";

			};



			gpio@c100 {

				reg = <0xc100 0x100>;

				qcom,pin-num = <2>;

				status = "disabled";

			};



			gpio@c200 {

				reg = <0xc200 0x100>;

				qcom,pin-num = <3>;

				status = "disabled";

			};



			gpio@c300 {

				reg = <0xc300 0x100>;

				qcom,pin-num = <4>;

				status = "disabled";

			};



			gpio@c400 {

				reg = <0xc400 0x100>;

				qcom,pin-num = <5>;

				status = "disabled";

			};



			gpio@c500 {

				reg = <0xc500 0x100>;

				qcom,pin-num = <6>;

				status = "disabled";

			};



			gpio@c600 {

				reg = <0xc600 0x100>;

				qcom,pin-num = <7>;

				status = "disabled";

			};



			gpio@c700 {

				reg = <0xc700 0x100>;

				qcom,pin-num = <8>;

				status = "disabled";

			};



			gpio@c800 {

				reg = <0xc800 0x100>;

				qcom,pin-num = <9>;

				status = "disabled";

			};



			gpio@c900 {

				reg = <0xc900 0x100>;

				qcom,pin-num = <10>;

				status = "disabled";

			};



			gpio@ca00 {

				reg = <0xca00 0x100>;

				qcom,pin-num = <11>;

				status = "disabled";

			};



			gpio@cb00 {

				reg = <0xcb00 0x100>;

				qcom,pin-num = <12>;

				status = "disabled";

			};



			gpio@cc00 {

				reg = <0xcc00 0x100>;

				qcom,pin-num = <13>;

				status = "disabled";

			};

		};



		pmfalcon_coincell: qcom,coincell@2800 {

			compatible = "qcom,qpnp-coincell";

			reg = <0x2800 0x100>;

		};



		pmfalcon_rtc: qcom,pmfalcon_rtc {

			compatible = "qcom,qpnp-rtc";

			#address-cells = <1>;

			#size-cells = <1>;

			qcom,qpnp-rtc-write = <0>;

			qcom,qpnp-rtc-alarm-pwrup = <0>;



			qcom,pmfalcon_rtc_rw@6000 {

				reg = <0x6000 0x100>;

			};

			qcom,pmfalcon_rtc_alarm@6100 {

				reg = <0x6100 0x100>;

				interrupts = <0x0 0x61 0x1 IRQ_TYPE_NONE>;

			};

		};

	};



	qcom,pmfalcon@1 {

		compatible ="qcom,spmi-pmic";

		reg = <0x1 SPMI_USID>;

		#address-cells = <2>;

		#size-cells = <0>;

	};

};

arch/arm/boot/dts/qcom/msmfalcon.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -677,3 +677,5 @@ 
&gdsc_gpu_cx {

	status = "ok";

};

#include "msm-pmfalcon.dtsi"

#include "msm-pm2falcon.dtsi"