Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 69cfbc95 authored by Yanir Lubetkin's avatar Yanir Lubetkin Committed by Jeff Kirsher
Browse files

e1000e: i219 - increase IPG for speed 10/100 full duplex



In SPT/i219, there were CRC errors in speed 10/100 full duplex.
The solution given by the HW team is to increase the IPG from 8 to 0xC

Signed-off-by: default avatarYanir Lubetkin <yanirx.lubetkin@intel.com>
Tested-by: default avatarAaron Brown <aaron.f.brown@intel.com>
Signed-off-by: default avatarJeff Kirsher <jeffrey.t.kirsher@intel.com>
parent 6607c99e
Loading
Loading
Loading
Loading
+7 −3
Original line number Original line Diff line number Diff line
@@ -1400,16 +1400,20 @@ static s32 e1000_check_for_copper_link_ich8lan(struct e1000_hw *hw)
	if (((hw->mac.type == e1000_pch2lan) ||
	if (((hw->mac.type == e1000_pch2lan) ||
	     (hw->mac.type == e1000_pch_lpt) ||
	     (hw->mac.type == e1000_pch_lpt) ||
	     (hw->mac.type == e1000_pch_spt)) && link) {
	     (hw->mac.type == e1000_pch_spt)) && link) {
		u32 reg;
		u16 speed, duplex;


		reg = er32(STATUS);
		e1000e_get_speed_and_duplex_copper(hw, &speed, &duplex);
		tipg_reg = er32(TIPG);
		tipg_reg = er32(TIPG);
		tipg_reg &= ~E1000_TIPG_IPGT_MASK;
		tipg_reg &= ~E1000_TIPG_IPGT_MASK;


		if (!(reg & (E1000_STATUS_FD | E1000_STATUS_SPEED_MASK))) {
		if (duplex == HALF_DUPLEX && speed == SPEED_10) {
			tipg_reg |= 0xFF;
			tipg_reg |= 0xFF;
			/* Reduce Rx latency in analog PHY */
			/* Reduce Rx latency in analog PHY */
			emi_val = 0;
			emi_val = 0;
		} else if (hw->mac.type == e1000_pch_spt &&
			   duplex == FULL_DUPLEX && speed != SPEED_1000) {
			tipg_reg |= 0xC;
			emi_val = 1;
		} else {
		} else {


			/* Roll back the default values */
			/* Roll back the default values */