Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 68465384 authored by Kukjin Kim's avatar Kukjin Kim
Browse files

ARM: EXYNOS4: Add support new EXYNOS4212 SoC 



This patch adds Samsung EXYNOS4212 SoC support.
The EXYNOS4212 integrates a ARM Cortex A9 multi-core.

Signed-off-by: default avatarKukjin Kim <kgene.kim@samsung.com>
parent 54122447

arch/arm/mach-exynos4/Kconfig

+5 −0
Original line number Diff line number Diff line
@@ -15,6 +15,11 @@ config CPU_EXYNOS4210 
	help

	  Enable EXYNOS4210 CPU support



config SOC_EXYNOS4212

	bool

	help

	  Enable EXYNOS4212 SoC support



config EXYNOS4_MCT

	bool

	default y

arch/arm/mach-exynos4/Makefile

+4 −2
Original line number Diff line number Diff line
@@ -12,8 +12,10 @@ obj- := 


# Core support for EXYNOS4 system



obj-$(CONFIG_CPU_EXYNOS4210)	+= cpu.o init.o clock.o irq-combiner.o

obj-$(CONFIG_CPU_EXYNOS4210)	+= setup-i2c0.o irq-eint.o dma.o pmu.o

obj-$(CONFIG_ARCH_EXYNOS4)	+= cpu.o init.o clock.o irq-combiner.o

obj-$(CONFIG_ARCH_EXYNOS4)	+= setup-i2c0.o irq-eint.o dma.o pmu.o

obj-$(CONFIG_CPU_EXYNOS4210)	+= clock-exynos4210.o

obj-$(CONFIG_SOC_EXYNOS4212)	+= clock-exynos4212.o

obj-$(CONFIG_PM)		+= pm.o sleep.o

obj-$(CONFIG_CPU_IDLE)		+= cpuidle.o

arch/arm/mach-exynos4/cpu.c

+5 −1
Original line number Diff line number Diff line
@@ -241,7 +241,11 @@ static int __init exynos4_l2x0_cache_init(void) 
{

	/* TAG, Data Latency Control: 2cycle */

	__raw_writel(0x110, S5P_VA_L2CC + L2X0_TAG_LATENCY_CTRL);



	if (soc_is_exynos4210())

		__raw_writel(0x110, S5P_VA_L2CC + L2X0_DATA_LATENCY_CTRL);

	else if (soc_is_exynos4212())

		__raw_writel(0x120, S5P_VA_L2CC + L2X0_DATA_LATENCY_CTRL);



	/* L2X0 Prefetch Control */

	__raw_writel(0x30000007, S5P_VA_L2CC + L2X0_PREFETCH_CTRL);

arch/arm/plat-s5p/cpu.c

+9 −0
Original line number Diff line number Diff line
@@ -33,6 +33,7 @@ static const char name_s5p6450[] = "S5P6450"; 
static const char name_s5pc100[] = "S5PC100";

static const char name_s5pv210[] = "S5PV210/S5PC110";

static const char name_exynos4210[] = "EXYNOS4210";

static const char name_exynos4212[] = "EXYNOS4212";



static struct cpu_table cpu_ids[] __initdata = {

	{
@@ -75,6 +76,14 @@ static struct cpu_table cpu_ids[] __initdata = { 
		.init_uarts	= exynos4_init_uarts,

		.init		= exynos4_init,

		.name		= name_exynos4210,

	}, {

		.idcode		= EXYNOS4212_CPU_ID,

		.idmask		= EXYNOS4_CPU_MASK,

		.map_io		= exynos4_map_io,

		.init_clocks	= exynos4_init_clocks,

		.init_uarts	= exynos4_init_uarts,

		.init		= exynos4_init,

		.name		= name_exynos4212,

	},

};

arch/arm/plat-s5p/include/plat/exynos4.h

+1 −2
Original line number Diff line number Diff line
@@ -16,8 +16,7 @@ extern void exynos4_common_init_uarts(struct s3c2410_uartcfg *cfg, int no); 
extern void exynos4_register_clocks(void);

extern void exynos4_setup_clocks(void);



#ifdef CONFIG_CPU_EXYNOS4210



#ifdef CONFIG_ARCH_EXYNOS4

extern  int exynos4_init(void);

extern void exynos4_init_irq(void);

extern void exynos4_map_io(void);