Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6655151b authored by Padmanabhan Komanduru's avatar Padmanabhan Komanduru Committed by Gerrit - the friendly Code Review server
Browse files

mdss: dp: fix the NVID parameter calculation for Display Port 



The NVID programming for Display Port needs to be set to twice
the 'n' divider of the pixel clock RCG for 5.4 GHz link rate.
Add change to take care of this in Display Port driver.

Change-Id: Ied31f67372d9738e96d1d908acd96a02b82d4630
Signed-off-by: default avatarPadmanabhan Komanduru <pkomandu@codeaurora.org>
parent 93c1360c

drivers/video/fbdev/msm/mdss_dp_util.c

+2 −0
Original line number Diff line number Diff line
@@ -835,6 +835,8 @@ void mdss_dp_sw_config_msa(struct mdss_dp_drv_pdata *dp) 
		pr_debug("pixel_m=0x%x, pixel_n=0x%x\n", pixel_m, pixel_n);

		mvid = (pixel_m & 0xFFFF) * 5;

		nvid = (0xFFFF & (~pixel_n)) + (pixel_m & 0xFFFF);

		if (dp->link_rate == DP_LINK_RATE_540)

			nvid *= 2;

	}



	pr_debug("mvid=0x%x, nvid=0x%x\n", mvid, nvid);