Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5dd85a95 authored by Abinaya Selvaraj's avatar Abinaya Selvaraj
Browse files

ARM: dts: msm: Add NFC device node for msm8998 QRD platforms 



Add NFC device tree node for msm8998 QRD VR1 and SKUK
platforms. Add PMIC GPIO configurations associated with it.

Change-Id: I5b265ecd403bf09924ae6c58e56171f3a4d7e3d7
Acked-by: default avatarUmesh Jagga <ujagga@qti.qualcomm.com>
Signed-off-by: default avatarAbinaya Selvaraj <abinayas@codeaurora.org>
parent a80e267a

arch/arm/boot/dts/qcom/msm8998-qrd-skuk.dtsi

+31 −0
Original line number Diff line number Diff line
@@ -101,6 +101,28 @@ 
	pinctrl-0 = <&uart_console_active>;

};



&i2c_6 { /* BLSP1 QUP6 (NFC) */

	status = "okay";

	nq@28 {

		compatible = "qcom,nq-nci";

		reg = <0x28>;

		qcom,nq-irq = <&tlmm 92 0x00>;

		qcom,nq-ven = <&tlmm 12 0x00>;

		qcom,nq-firm = <&tlmm 93 0x00>;

		qcom,nq-clkreq = <&pm8998_gpios 21 0x00>;

		qcom,nq-esepwr = <&tlmm 116 0x00>;

		interrupt-parent = <&tlmm>;

		qcom,clk-src = "BBCLK3";

		interrupts = <92 0>;

		interrupt-names = "nfc_irq";

		pinctrl-names = "nfc_active", "nfc_suspend";

		pinctrl-0 = <&nfc_int_active &nfc_enable_active>;

		pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend>;

		clocks = <&clock_gcc clk_ln_bb_clk3_pin>;

		clock-names = "ref_clk";

	};

};



&pm8998_gpios {

	/* GPIO 6 for Vol+ Key */

	gpio@c500 {
@@ -111,6 +133,15 @@ 
		qcom,src-sel = <0>;

		qcom,out-strength = <1>;

	};



	/* GPIO 21 (NFC_CLK_REQ) */

	gpio@d400 {

		qcom,mode = <0>;

		qcom,vin-sel = <1>;

		qcom,src-sel = <0>;

		qcom,master-en = <1>;

		status = "okay";

	};

};



&soc {

arch/arm/boot/dts/qcom/msm8998-qrd-vr1.dtsi

+31 −0
Original line number Diff line number Diff line
@@ -100,6 +100,28 @@ 
	pinctrl-0 = <&uart_console_active>;

};



&i2c_6 { /* BLSP1 QUP6 (NFC) */

	status = "okay";

	nq@28 {

		compatible = "qcom,nq-nci";

		reg = <0x28>;

		qcom,nq-irq = <&tlmm 92 0x00>;

		qcom,nq-ven = <&tlmm 12 0x00>;

		qcom,nq-firm = <&tlmm 93 0x00>;

		qcom,nq-clkreq = <&pm8998_gpios 21 0x00>;

		qcom,nq-esepwr = <&tlmm 116 0x00>;

		interrupt-parent = <&tlmm>;

		qcom,clk-src = "BBCLK3";

		interrupts = <92 0>;

		interrupt-names = "nfc_irq";

		pinctrl-names = "nfc_active", "nfc_suspend";

		pinctrl-0 = <&nfc_int_active &nfc_enable_active>;

		pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend>;

		clocks = <&clock_gcc clk_ln_bb_clk3_pin>;

		clock-names = "ref_clk";

	};

};



&pm8998_gpios {

	/* GPIO 6 for Vol+ Key */

	gpio@c500 {
@@ -110,6 +132,15 @@ 
		qcom,src-sel = <0>;

		qcom,out-strength = <1>;

	};



	/* GPIO 21 (NFC_CLK_REQ) */

	gpio@d400 {

		qcom,mode = <0>;

		qcom,vin-sel = <1>;

		qcom,src-sel = <0>;

		qcom,master-en = <1>;

		status = "okay";

	};

};



&soc {