ARM: dts: msm: Fix DCVS load for SDM660
DCVS table specifies the low and high load interms
of mbs per sec. Clock frequency is derived from
this load alongwith cycles required per mb. For
starlord, the DCVS low load was incorrect which
made the decoder session to run in SVS instead
of SVS+. The change now fix it to proper load.
Change-Id: I46dd772aa349b94a75472477e24cabe80c088165
CRs-Fixed: 2007776
Signed-off-by:
Vikash Garodia <vgarodia@codeaurora.org>
Loading
Please register or sign in to comment