Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit f56fa567 authored by Huang, Xiong's avatar Huang, Xiong Committed by David S. Miller
Browse files

atl1c: enlarge L1 response waiting timer 



The hardware incorrectly process L0S/L1 entrance if the chipset/root
response after specific/shorter timer and cause system hang.
Enlarge the timeout value to avoid this issue.

Signed-off-by: default avatarxiong <xiong@qca.qualcomm.com>
Tested-by: default avatarLiu David <dwliu@qca.qualcomm.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 229e6b6e

drivers/net/ethernet/atheros/atl1c/atl1c_hw.h

+1 −1
Original line number Diff line number Diff line
@@ -157,7 +157,7 @@ void atl1c_post_phy_linkchg(struct atl1c_hw *hw, u16 link_speed); 
#define PM_CTRL_PM_REQ_TIMER_MASK	0xFUL

#define PM_CTRL_PM_REQ_TIMER_SHIFT	20	/* pm_request_l1 time > @

						 * ->L0s not L1 */

#define PM_CTRL_PM_REQ_TO_DEF		0xC

#define PM_CTRL_PM_REQ_TO_DEF		0xF

#define PMCTRL_TXL1_AFTER_L0S		BIT(19)	/* l1dv2.0+ */

#define L1D_PMCTRL_L1_ENTRY_TM_MASK	7UL	/* l1dv2.0+, 3bits */

#define L1D_PMCTRL_L1_ENTRY_TM_SHIFT	16