Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit d177fb66 authored by Yan He's avatar Yan He
Browse files

msm: pcie: support L1ss for both RC0 and RC1



Different PCIe endpoints may have different offsets for L1 substates (L1ss)
control to enable L1ss. So add the support here to enable L1ss for both
endpoints of RC0 and RC1.

Change-Id: Iad3ca487358525712d1711fba54c6a4964eb7f8e
Signed-off-by: default avatarYan He <yanhe@codeaurora.org>
parent 44e0167b
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment