Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c0b07e47 authored by Aparna Das's avatar Aparna Das
Browse files

ARM: dts: msm: add coresight dt nodes for remote processors for 8610 



Add CoreSight device tree nodes for remote processors required for
supporting ETM trace on these processors.

Change-Id: I7fcfce009de89cff642f69d7a654a461807e6e6c
Signed-off-by: default avatarAparna Das <adas@codeaurora.org>
parent 3aae8647

arch/arm/boot/dts/msm8610-coresight.dtsi

+60 −16
Original line number Diff line number Diff line
@@ -205,12 +205,56 @@ 
		qcom,round-robin;

	};



	audio_etm0 {

		compatible = "qcom,coresight-audio-etm";



		coresight-id = <13>;

		coresight-name = "coresight-audio-etm0";

		coresight-nr-inports = <0>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_in0>;

		coresight-child-ports = <2>;

	};



	modem_etm0 {

		compatible = "qcom,coresight-modem-etm";



		coresight-id = <14>;

		coresight-name = "coresight-modem-etm0";

		coresight-nr-inports = <0>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_in0>;

		coresight-child-ports = <1>;

	};



	wcn_etm0 {

		compatible = "qcom,coresight-wcn-etm";



		coresight-id = <15>;

		coresight-name = "coresight-wcn-etm0";

		coresight-nr-inports = <0>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_in1>;

		coresight-child-ports = <0>;

	};



	rpm_etm0 {

		compatible = "qcom,coresight-rpm-etm";



		coresight-id = <16>;

		coresight-name = "coresight-rpm-etm0";

		coresight-nr-inports = <0>;

		coresight-outports = <0>;

		coresight-child-list = <&funnel_in0>;

		coresight-child-ports = <0>;

	};



	csr: csr@fc301000 {

		compatible = "qcom,coresight-csr";

		reg = <0xfc301000 0x1000>;

		reg-names = "csr-base";



		coresight-id = <13>;

		coresight-id = <17>;

		coresight-name = "coresight-csr";

		coresight-nr-inports = <0>;
@@ -222,7 +266,7 @@ 
		reg = <0xfc310000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <14>;

		coresight-id = <18>;

		coresight-name = "coresight-cti0";

		coresight-nr-inports = <0>;

	};
@@ -232,7 +276,7 @@ 
		reg = <0xfc311000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <15>;

		coresight-id = <19>;

		coresight-name = "coresight-cti1";

		coresight-nr-inports = <0>;

	};
@@ -242,7 +286,7 @@ 
		reg = <0xfc312000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <16>;

		coresight-id = <20>;

		coresight-name = "coresight-cti2";

		coresight-nr-inports = <0>;

	};
@@ -252,7 +296,7 @@ 
		reg = <0xfc313000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <17>;

		coresight-id = <21>;

		coresight-name = "coresight-cti3";

		coresight-nr-inports = <0>;

	};
@@ -262,7 +306,7 @@ 
		reg = <0xfc314000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <18>;

		coresight-id = <22>;

		coresight-name = "coresight-cti4";

		coresight-nr-inports = <0>;

	};
@@ -272,7 +316,7 @@ 
		reg = <0xfc315000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <19>;

		coresight-id = <23>;

		coresight-name = "coresight-cti5";

		coresight-nr-inports = <0>;

	};
@@ -282,7 +326,7 @@ 
		reg = <0xfc316000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <20>;

		coresight-id = <24>;

		coresight-name = "coresight-cti6";

		coresight-nr-inports = <0>;

	};
@@ -292,7 +336,7 @@ 
		reg = <0xfc317000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <21>;

		coresight-id = <25>;

		coresight-name = "coresight-cti7";

		coresight-nr-inports = <0>;

	};
@@ -302,7 +346,7 @@ 
		reg = <0xfc318000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <22>;

		coresight-id = <26>;

		coresight-name = "coresight-cti8";

		coresight-nr-inports = <0>;

	};
@@ -312,7 +356,7 @@ 
		reg = <0xfc351000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <23>;

		coresight-id = <27>;

		coresight-name = "coresight-cti-cpu0";

		coresight-nr-inports = <0>;

	};
@@ -322,7 +366,7 @@ 
		reg = <0xfc352000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <24>;

		coresight-id = <28>;

		coresight-name = "coresight-cti-cpu1";

		coresight-nr-inports = <0>;

	};
@@ -332,7 +376,7 @@ 
		reg = <0xfc353000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <25>;

		coresight-id = <29>;

		coresight-name = "coresight-cti-cpu2";

		coresight-nr-inports = <0>;

	};
@@ -342,7 +386,7 @@ 
		reg = <0xfc354000 0x1000>;

		reg-names = "cti-base";



		coresight-id = <26>;

		coresight-id = <30>;

		coresight-name = "coresight-cti-cpu3";

		coresight-nr-inports = <0>;

	};
@@ -355,7 +399,7 @@ 
		      <0xfc401600 0x80>;

		reg-names = "mmss-mux", "apcs-mux", "ppss-mux", "gcc-mux";



		coresight-id = <27>;

		coresight-id = <31>;

		coresight-name = "coresight-hwevent";

		coresight-nr-inports = <0>;
@@ -367,7 +411,7 @@ 
		reg = <0xfc4be024 0x8>;

		reg-names = "fuse-base";



		coresight-id = <28>;

		coresight-id = <32>;

		coresight-name = "coresight-fuse";

		coresight-nr-inports = <0>;

	};