+0
−13
Loading
Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more
Codec power rail has 0.3mA higher sleep current leakage.
This happens due to configuring digital mic clock pin
(DMIC0_CLK,DMIC1_CLK) to GPIO through the TLMM mux register.
This reverts commit c28ec1d9d28fccf4b012ff7252688a588eed299f
Change-Id: If3c43de6805eef9549e6d08fe508a2463ceca1f0
CRs-Fixed: 529174
Signed-off-by:
Satish Kamuju <skamuj@codeaurora.org>