Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit abf80c27 authored by Stephen Warren's avatar Stephen Warren
Browse files

ARM: tegra: move serial clock-frequency attr into the Tegra30 dtsi 



No Tegra30 Platform is running PLL_P at another rate than 408MHz, nor is
any using any other PLL as UART source clock. Move attribute into SoC
level dtsi file to slim down board DT files.

Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent bf5fcc76

arch/arm/boot/dts/tegra30-beaver.dts

+0 −1
Original line number Diff line number Diff line
@@ -90,7 +90,6 @@ 


	serial@70006000 {

		status = "okay";

		clock-frequency = <408000000>;

	};



	i2c@7000c000 {

arch/arm/boot/dts/tegra30-cardhu.dtsi

+0 −2
Original line number Diff line number Diff line
@@ -120,13 +120,11 @@ 


	serial@70006000 {

		status = "okay";

		clock-frequency = <408000000>;

	};



	serial@70006200 {

		compatible = "nvidia,tegra30-hsuart";

		status = "okay";

		clock-frequency = <408000000>;

	};



	i2c@7000c000 {

arch/arm/boot/dts/tegra30.dtsi

+5 −0
Original line number Diff line number Diff line
@@ -234,6 +234,7 @@ 
		reg = <0x70006000 0x40>;

		reg-shift = <2>;

		interrupts = <0 36 0x04>;

		clock-frequency = <408000000>;

		nvidia,dma-request-selector = <&apbdma 8>;

		clocks = <&tegra_car 6>;

		status = "disabled";
@@ -243,6 +244,7 @@ 
		compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";

		reg = <0x70006040 0x40>;

		reg-shift = <2>;

		clock-frequency = <408000000>;

		interrupts = <0 37 0x04>;

		nvidia,dma-request-selector = <&apbdma 9>;

		clocks = <&tegra_car 160>;
@@ -253,6 +255,7 @@ 
		compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";

		reg = <0x70006200 0x100>;

		reg-shift = <2>;

		clock-frequency = <408000000>;

		interrupts = <0 46 0x04>;

		nvidia,dma-request-selector = <&apbdma 10>;

		clocks = <&tegra_car 55>;
@@ -263,6 +266,7 @@ 
		compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";

		reg = <0x70006300 0x100>;

		reg-shift = <2>;

		clock-frequency = <408000000>;

		interrupts = <0 90 0x04>;

		nvidia,dma-request-selector = <&apbdma 19>;

		clocks = <&tegra_car 65>;
@@ -273,6 +277,7 @@ 
		compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";

		reg = <0x70006400 0x100>;

		reg-shift = <2>;

		clock-frequency = <408000000>;

		interrupts = <0 91 0x04>;

		nvidia,dma-request-selector = <&apbdma 20>;

		clocks = <&tegra_car 66>;