Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9d5c8243 authored by Auke Kok's avatar Auke Kok Committed by David S. Miller
Browse files

igb: PCI-Express 82575 Gigabit Ethernet driver 



We are pleased to announce a new Gigabit Ethernet product and its
driver to the linux community. This product is the Intel(R) 82575
Gigabit Ethernet adapter family. Physical adapters will be available
to the public soon. These adapters come in 2- and 4-port versions
(copper PHY) currently. Other variants will be available later.

The 82575 chipset supports significantly different features that
warrant a new driver. The descriptor format is (just like the
ixgbe driver) different. The device can use multiple MSI-X vectors
and multiple queues for both send and receive. This allows us to
optimize some of the driver code specifically as well compared to
the e1000-supported devices.

This version of the igb driver no lnger uses fake netdevices and
incorporates napi_struct members for each ring to do the multi-
queue polling. multi-queue is enabled by default and the driver
supports NAPI mode only.

All the namespace collisions should be gone in this version too. The
register macro's have been condensed to improve readability.

Signed-off-by: default avatarAuke Kok <auke-jan.h.kok@intel.com>
Signed-off-by: default avatarJeff Garzik <jgarzik@redhat.com>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent b491edd5

drivers/net/Kconfig

+22 −0
Original line number Diff line number Diff line
@@ -2019,6 +2019,28 @@ config IP1000 
	  To compile this driver as a module, choose M here: the module

	  will be called ipg.  This is recommended.



config IGB

       tristate "Intel(R) 82575 PCI-Express Gigabit Ethernet support"

       depends on PCI

       ---help---

         This driver supports Intel(R) 82575 gigabit ethernet family of

         adapters.  For more information on how to identify your adapter, go

         to the Adapter & Driver ID Guide at:



         <http://support.intel.com/support/network/adapter/pro100/21397.htm>



         For general information and support, go to the Intel support

         website at:



         <http://support.intel.com>



         More specific information on configuring the driver is in

         <file:Documentation/networking/e1000.txt>.



         To compile this driver as a module, choose M here and read

         <file:Documentation/networking/net-modules.txt>.  The module

         will be called igb.



source "drivers/net/ixp2000/Kconfig"



config MYRI_SBUS

drivers/net/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -6,6 +6,7 @@ obj-$(CONFIG_E1000) += e1000/ 
obj-$(CONFIG_E1000E) += e1000e/

obj-$(CONFIG_IBM_EMAC) += ibm_emac/

obj-$(CONFIG_IBM_NEW_EMAC) += ibm_newemac/

obj-$(CONFIG_IGB) += igb/

obj-$(CONFIG_IXGBE) += ixgbe/

obj-$(CONFIG_IXGB) += ixgb/

obj-$(CONFIG_IP1000) += ipg.o

drivers/net/igb/Makefile

0 → 100644
+37 −0
Original line number Diff line number Diff line 
################################################################################

#

# Intel 82575 PCI-Express Ethernet Linux driver

# Copyright(c) 1999 - 2007 Intel Corporation.

#

# This program is free software; you can redistribute it and/or modify it

# under the terms and conditions of the GNU General Public License,

# version 2, as published by the Free Software Foundation.

#

# This program is distributed in the hope it will be useful, but WITHOUT

# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

# more details.

#

# You should have received a copy of the GNU General Public License along with

# this program; if not, write to the Free Software Foundation, Inc.,

# 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

#

# The full GNU General Public License is included in this distribution in

# the file called "COPYING".

#

# Contact Information:

# Linux NICS <linux.nics@intel.com>

# e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

# Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

#

################################################################################



#

# Makefile for the Intel(R) 82575 PCI-Express ethernet driver

#



obj-$(CONFIG_IGB) += igb.o



igb-objs := igb_main.o igb_ethtool.o e1000_82575.o \

	    e1000_mac.o e1000_nvm.o e1000_phy.o

drivers/net/igb/e1000_82575.c

0 → 100644
+1269 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/net/igb/e1000_82575.h

0 → 100644
+150 −0
Original line number Diff line number Diff line 
/*******************************************************************************



  Intel(R) Gigabit Ethernet Linux driver

  Copyright(c) 2007 Intel Corporation.



  This program is free software; you can redistribute it and/or modify it

  under the terms and conditions of the GNU General Public License,

  version 2, as published by the Free Software Foundation.



  This program is distributed in the hope it will be useful, but WITHOUT

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

  more details.



  You should have received a copy of the GNU General Public License along with

  this program; if not, write to the Free Software Foundation, Inc.,

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.



  The full GNU General Public License is included in this distribution in

  the file called "COPYING".



  Contact Information:

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497



*******************************************************************************/



#ifndef _E1000_82575_H_

#define _E1000_82575_H_



#define E1000_RAR_ENTRIES_82575   16



/* SRRCTL bit definitions */

#define E1000_SRRCTL_BSIZEPKT_SHIFT                     10 /* Shift _right_ */

#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT                 2  /* Shift _left_ */

#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF                0x02000000

#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS          0x0A000000



#define E1000_MRQC_ENABLE_RSS_4Q            0x00000002

#define E1000_MRQC_RSS_FIELD_IPV4_UDP       0x00400000

#define E1000_MRQC_RSS_FIELD_IPV6_UDP       0x00800000

#define E1000_MRQC_RSS_FIELD_IPV6_UDP_EX    0x01000000



#define E1000_EICR_TX_QUEUE ( \

    E1000_EICR_TX_QUEUE0 |    \

    E1000_EICR_TX_QUEUE1 |    \

    E1000_EICR_TX_QUEUE2 |    \

    E1000_EICR_TX_QUEUE3)



#define E1000_EICR_RX_QUEUE ( \

    E1000_EICR_RX_QUEUE0 |    \

    E1000_EICR_RX_QUEUE1 |    \

    E1000_EICR_RX_QUEUE2 |    \

    E1000_EICR_RX_QUEUE3)



#define E1000_EIMS_RX_QUEUE E1000_EICR_RX_QUEUE

#define E1000_EIMS_TX_QUEUE E1000_EICR_TX_QUEUE



/* Immediate Interrupt RX (A.K.A. Low Latency Interrupt) */



/* Receive Descriptor - Advanced */

union e1000_adv_rx_desc {

	struct {

		u64 pkt_addr;             /* Packet buffer address */

		u64 hdr_addr;             /* Header buffer address */

	} read;

	struct {

		struct {

			struct {

				u16 pkt_info;   /* RSS type, Packet type */

				u16 hdr_info;   /* Split Header,

						 * header buffer length */

			} lo_dword;

			union {

				u32 rss;          /* RSS Hash */

				struct {

					u16 ip_id;    /* IP id */

					u16 csum;     /* Packet Checksum */

				} csum_ip;

			} hi_dword;

		} lower;

		struct {

			u32 status_error;     /* ext status/error */

			u16 length;           /* Packet length */

			u16 vlan;             /* VLAN tag */

		} upper;

	} wb;  /* writeback */

};



#define E1000_RXDADV_HDRBUFLEN_MASK      0x7FE0

#define E1000_RXDADV_HDRBUFLEN_SHIFT     5



/* RSS Hash results */



/* RSS Packet Types as indicated in the receive descriptor */



/* Transmit Descriptor - Advanced */

union e1000_adv_tx_desc {

	struct {

		u64 buffer_addr;    /* Address of descriptor's data buf */

		u32 cmd_type_len;

		u32 olinfo_status;

	} read;

	struct {

		u64 rsvd;       /* Reserved */

		u32 nxtseq_seed;

		u32 status;

	} wb;

};



/* Adv Transmit Descriptor Config Masks */

#define E1000_ADVTXD_DTYP_CTXT    0x00200000 /* Advanced Context Descriptor */

#define E1000_ADVTXD_DTYP_DATA    0x00300000 /* Advanced Data Descriptor */

#define E1000_ADVTXD_DCMD_IFCS    0x02000000 /* Insert FCS (Ethernet CRC) */

#define E1000_ADVTXD_DCMD_DEXT    0x20000000 /* Descriptor extension (1=Adv) */

#define E1000_ADVTXD_DCMD_VLE     0x40000000 /* VLAN pkt enable */

#define E1000_ADVTXD_DCMD_TSE     0x80000000 /* TCP Seg enable */

#define E1000_ADVTXD_PAYLEN_SHIFT    14 /* Adv desc PAYLEN shift */



/* Context descriptors */

struct e1000_adv_tx_context_desc {

	u32 vlan_macip_lens;

	u32 seqnum_seed;

	u32 type_tucmd_mlhl;

	u32 mss_l4len_idx;

};



#define E1000_ADVTXD_MACLEN_SHIFT    9  /* Adv ctxt desc mac len shift */

#define E1000_ADVTXD_TUCMD_IPV4    0x00000400  /* IP Packet Type: 1=IPv4 */

#define E1000_ADVTXD_TUCMD_L4T_TCP 0x00000800  /* L4 Packet TYPE of TCP */

/* IPSec Encrypt Enable for ESP */

#define E1000_ADVTXD_L4LEN_SHIFT     8  /* Adv ctxt L4LEN shift */

#define E1000_ADVTXD_MSS_SHIFT      16  /* Adv ctxt MSS shift */

/* Adv ctxt IPSec SA IDX mask */

/* Adv ctxt IPSec ESP len mask */



/* Additional Transmit Descriptor Control definitions */

#define E1000_TXDCTL_QUEUE_ENABLE  0x02000000 /* Enable specific Tx Queue */

/* Tx Queue Arbitration Priority 0=low, 1=high */



/* Additional Receive Descriptor Control definitions */

#define E1000_RXDCTL_QUEUE_ENABLE  0x02000000 /* Enable specific Rx Queue */



/* Direct Cache Access (DCA) definitions */







#define E1000_DCA_TXCTRL_TX_WB_RO_EN (1 << 11) /* TX Desc writeback RO bit */



#endif