Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

This project is archived. Its data is read-only.

Commit 93fc4a42 authored Oct 07, 2013 by Yeleswarapu, Nagaradhesh Committed by Bhalchandra Gajare Oct 18, 2013

ASoC: wcd9xxx: Correct OCP IRQ mapping for Tapan



OCP interrupt mapping bit number is changed in Tapan codec,
so correct the interrupt mapping accordingly.

Change-Id: I9ecdd5174822f807261700478686776413d87667
Signed-off-by: Yeleswarapu, Nagaradhesh <nagaradh@codeaurora.org>

parent 3f0d02d1

drivers/mfd/wcd9xxx-core.c

+2 −0

Original line number	Original line	Diff line number	Diff line
	@@ -544,8 +544,10 @@ static const struct intr_data intr_tbl_v2[] = {
	{WCD9XXX_IRQ_PA2_STARTUP, false},		{WCD9XXX_IRQ_PA2_STARTUP, false},
	{WCD9XXX_IRQ_PA3_STARTUP, false},		{WCD9XXX_IRQ_PA3_STARTUP, false},
	{WCD9XXX_IRQ_PA4_STARTUP, false},		{WCD9XXX_IRQ_PA4_STARTUP, false},
			{WCD9306_IRQ_HPH_PA_OCPR_FAULT, false},
	{WCD9XXX_IRQ_PA5_STARTUP, false},		{WCD9XXX_IRQ_PA5_STARTUP, false},
	{WCD9XXX_IRQ_MICBIAS1_PRECHARGE, false},		{WCD9XXX_IRQ_MICBIAS1_PRECHARGE, false},
			{WCD9306_IRQ_HPH_PA_OCPL_FAULT, false},
	{WCD9XXX_IRQ_MICBIAS2_PRECHARGE, false},		{WCD9XXX_IRQ_MICBIAS2_PRECHARGE, false},
	{WCD9XXX_IRQ_MICBIAS3_PRECHARGE, false},		{WCD9XXX_IRQ_MICBIAS3_PRECHARGE, false},
	{WCD9XXX_IRQ_HPH_PA_OCPL_FAULT, false},		{WCD9XXX_IRQ_HPH_PA_OCPL_FAULT, false},

include/linux/mfd/wcd9xxx/core.h

+2 −0

Original line number	Original line	Diff line number	Diff line
	@@ -64,8 +64,10 @@ enum {
	WCD9XXX_IRQ_PA2_STARTUP,		WCD9XXX_IRQ_PA2_STARTUP,
	WCD9XXX_IRQ_PA3_STARTUP,		WCD9XXX_IRQ_PA3_STARTUP,
	WCD9XXX_IRQ_PA4_STARTUP,		WCD9XXX_IRQ_PA4_STARTUP,
			WCD9306_IRQ_HPH_PA_OCPR_FAULT = WCD9XXX_IRQ_PA4_STARTUP,
	WCD9XXX_IRQ_PA5_STARTUP,		WCD9XXX_IRQ_PA5_STARTUP,
	WCD9XXX_IRQ_MICBIAS1_PRECHARGE,		WCD9XXX_IRQ_MICBIAS1_PRECHARGE,
			WCD9306_IRQ_HPH_PA_OCPL_FAULT = WCD9XXX_IRQ_MICBIAS1_PRECHARGE,
	WCD9XXX_IRQ_MICBIAS2_PRECHARGE,		WCD9XXX_IRQ_MICBIAS2_PRECHARGE,
	WCD9XXX_IRQ_MICBIAS3_PRECHARGE,		WCD9XXX_IRQ_MICBIAS3_PRECHARGE,
	/* INTR_REG 2 */		/* INTR_REG 2 */