Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 910a3ca0 authored by Vikram Mulukutla's avatar Vikram Mulukutla
Browse files

qcom: clock-cpu-8994: Add the APC PDN mask to the CPU PLLs 



Add support to set and clear the APC PDN bit when
disabling and enabling the A53 and A57 PLLs.

Change-Id: I6c3e747729b7f75568a290e57c710fe47dc3da89
Signed-off-by: default avatarVikram Mulukutla <markivx@codeaurora.org>
parent 4594b02c

drivers/clk/qcom/clock-cpu-8994.c

+4 −0
Original line number Diff line number Diff line
@@ -155,6 +155,7 @@ static struct pll_clk a57_pll0 = { 
		.mn_en_mask = BIT(24),

		.main_output_mask = BIT(0),

		.early_output_mask = BIT(3),

		.apc_pdn_mask = BIT(24),

	},

	.vals = {

		.post_div_masked = 0x100,
@@ -186,6 +187,7 @@ static struct pll_clk a57_pll1 = { 
		.mn_en_mask = BIT(24),

		.main_output_mask = BIT(0),

		.early_output_mask = BIT(3),

		.apc_pdn_mask = BIT(24),

	},

	.vals = {

		.post_div_masked = 0x300,
@@ -219,6 +221,7 @@ static struct pll_clk a53_pll0 = { 
		.mn_en_mask = BIT(24),

		.main_output_mask = BIT(0),

		.early_output_mask = BIT(3),

		.apc_pdn_mask = BIT(24),

	},

	.vals = {

		.post_div_masked = 0x100,
@@ -250,6 +253,7 @@ static struct pll_clk a53_pll1 = { 
		.mn_en_mask = BIT(24),

		.main_output_mask = BIT(0),

		.early_output_mask = BIT(3),

		.apc_pdn_mask = BIT(24),

	},

	.vals = {

		.post_div_masked = 0x300,