Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 735e2e47 authored by Saravana Kannan's avatar Saravana Kannan
Browse files

ARM: dts: msm: Fix the cpubw table for MSM8994 and add more frequencies 



The cpubw table did the MHz to BW conversion incorrectly. Fix that. Also,
add more frequency levels that are available.

CRs-Fixed: 694937
Change-Id: Ia49da8c9aa383a3a6fcfadcb45da911933ee9fc1
Signed-off-by: default avatarSaravana Kannan <skannan@codeaurora.org>
parent 220f08c3

arch/arm/boot/dts/qcom/msm8994.dtsi

+24 −21
Original line number Diff line number Diff line
@@ -1613,11 +1613,14 @@ 
		qcom,src-dst-ports = <1 512>;

		qcom,active-only;

		qcom,bw-tbl =

			<  1525 /*  100 MHz */ >,

			<  2288 /*  150 MHz */ >,

			<  4577 /*  300 MHz */ >,

			<  6103 /*  400 MHz */ >,

			<  7110 /*  466 MHz */ >;

			<   762 /*  100 MHz */ >,

			<  1144 /*  150 MHz */ >,

			<  1525 /*  200 MHz */ >,

			<  2288 /*  300 MHz */ >,

			<  3562 /*  467 MHz */ >,

			<  4066 /*  533 MHz */ >,

			<  5126 /*  672 MHz */ >,

			<  6072 /*  796 MHz */ >;

	};



	qcom,cpu-bwmon {
@@ -1633,24 +1636,24 @@ 
		cpubw-cpufreq {

			target-dev = <&cpubw>;

			cpu-to-dev-map-0 =

				<  199200 1525 >,

				<  302400 1525 >,

				<  199200  762 >,

				<  302400  762 >,

				<  384000 1144 >,

				<  600000 1525 >,

				<  691200 2288 >,

				<  768000 3562 >,

				<  844800 4066 >,

				<  921600 5126 >,

				<  940800 6072 >;

			cpu-to-dev-map-4 =

				<  199200  762 >,

				<  302400 1144 >,

				<  384000 1525 >,

				<  600000 2288 >,

				<  691200 4577 >,

				<  768000 4577 >,

				<  844800 6103 >,

				<  921600 6103 >,

				<  940800 7110 >;

			cpu-to-dev-map-4 =

				<  199200 1525 >,

				<  302400 1525 >,

				<  384000 2288 >,

				<  600000 4577 >,

				<  691200 6103 >,

				<  768000 6103 >,

				<  844800 7110 >,

				<  921600 7110 >;

				<  691200 3562 >,

				<  768000 4066 >,

				<  844800 5126 >,

				<  921600 6072 >;

		};

		cci-cpufreq {

			target-dev = <&cci_cache>;