Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 672d889c authored by Peter De Schrijver's avatar Peter De Schrijver Committed by Stephen Warren
Browse files

ARM: dt: Add references to tegra_car clocks



Add references to tegra_car clocks for the basic device nodes. Also remove
the clock-frequency property of the serial node as the UART driver can now
use the clock framework to obtain the frequency.

Signed-off-by: default avatarPeter De Schrijver <pdeschrijver@nvidia.com>
Acked-by: default avatarMike Turquette <mturquette@linaro.org>
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent 27aa99dc
Loading
Loading
Loading
Loading
+0 −1
Original line number Original line Diff line number Diff line
@@ -12,7 +12,6 @@


	serial@70006300 {
	serial@70006300 {
		status = "okay";
		status = "okay";
		clock-frequency = <408000000>;
	};
	};


	pmc {
	pmc {
+0 −1
Original line number Original line Diff line number Diff line
@@ -12,7 +12,6 @@


	serial@70006300 {
	serial@70006300 {
		status = "okay";
		status = "okay";
		clock-frequency = <408000000>;
	};
	};


	pmc {
	pmc {
+7 −1
Original line number Original line Diff line number Diff line
@@ -24,10 +24,11 @@
			      0 42 0x04
			      0 42 0x04
			      0 121 0x04
			      0 121 0x04
			      0 122 0x04>;
			      0 122 0x04>;
		clocks = <&tegra_car 5>;
	};
	};


	tegra_car: clock {
	tegra_car: clock {
		compatible = "nvidia,tegra114-car, nvidia,tegra30-car";
		compatible = "nvidia,tegra114-car";
		reg = <0x60006000 0x1000>;
		reg = <0x60006000 0x1000>;
		#clock-cells = <1>;
		#clock-cells = <1>;
	};
	};
@@ -66,6 +67,7 @@
		reg-shift = <2>;
		reg-shift = <2>;
		interrupts = <0 36 0x04>;
		interrupts = <0 36 0x04>;
		status = "disabled";
		status = "disabled";
		clocks = <&tegra_car 6>;
	};
	};


	serial@70006040 {
	serial@70006040 {
@@ -74,6 +76,7 @@
		reg-shift = <2>;
		reg-shift = <2>;
		interrupts = <0 37 0x04>;
		interrupts = <0 37 0x04>;
		status = "disabled";
		status = "disabled";
		clocks = <&tegra_car 192>;
	};
	};


	serial@70006200 {
	serial@70006200 {
@@ -82,6 +85,7 @@
		reg-shift = <2>;
		reg-shift = <2>;
		interrupts = <0 46 0x04>;
		interrupts = <0 46 0x04>;
		status = "disabled";
		status = "disabled";
		clocks = <&tegra_car 55>;
	};
	};


	serial@70006300 {
	serial@70006300 {
@@ -90,12 +94,14 @@
		reg-shift = <2>;
		reg-shift = <2>;
		interrupts = <0 90 0x04>;
		interrupts = <0 90 0x04>;
		status = "disabled";
		status = "disabled";
		clocks = <&tegra_car 65>;
	};
	};


	rtc {
	rtc {
		compatible = "nvidia,tegra114-rtc", "nvidia,tegra20-rtc";
		compatible = "nvidia,tegra114-rtc", "nvidia,tegra20-rtc";
		reg = <0x7000e000 0x100>;
		reg = <0x7000e000 0x100>;
		interrupts = <0 2 0x04>;
		interrupts = <0 2 0x04>;
		clocks = <&tegra_car 4>;
	};
	};


	pmc {
	pmc {