Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6099d74b authored by Tianyi Gou's avatar Tianyi Gou
Browse files

msm: clock-8084: Correct fmax for pcie aux clock



Fmax for pcie aux clock should be 1.01MHz. Correct it
in this patch.

Change-Id: Ieaea6ef11478dde43884ed641a49dc2d065b94be
Signed-off-by: default avatarTianyi Gou <tgou@codeaurora.org>
parent a650b745
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -1576,7 +1576,7 @@ static struct rcg_clk pcie_0_aux_clk_src = {
	.c = {
		.dbg_name = "pcie_0_aux_clk_src",
		.ops = &clk_ops_rcg_mnd,
		VDD_DIG_FMAX_MAP1(LOW, 1000000),
		VDD_DIG_FMAX_MAP1(LOW, 1010000),
		CLK_INIT(pcie_0_aux_clk_src.c),
	},
};