Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5fec417c authored by Dov Levenglick's avatar Dov Levenglick
Browse files

ARM: dts: msm: schedule mmcqd on idle CPU on 8992 and 8994



In order to boost mmc performance on 8992 and 8994,
configure wakeup-on-idle. This will cause the mmc queue
thread (mmcqd) to be scheduled on an idle CPU.

CRs-Fixed: 787554
Change-Id: Iaebfa2ac5f2449e645b5a77ecc34532566f87706
Signed-off-by: default avatarDov Levenglick <dovl@codeaurora.org>
parent bd0ba63e
Loading
Loading
Loading
Loading
+2 −0
Original line number Diff line number Diff line
@@ -1680,6 +1680,7 @@
		qcom,cpu-dma-latency-us = <301 70>;
		qcom,cpu-affinity = "affine_cores";
		qcom,cpu-affinity-mask = <0x0f 0xf0>;
		qcom,wakeup-on-idle;

		qcom,msm-bus,name = "sdhc1";
		qcom,msm-bus,num-cases = <9>;
@@ -1719,6 +1720,7 @@
		qcom,cpu-dma-latency-us = <301 70>;
		qcom,cpu-affinity = "affine_cores";
		qcom,cpu-affinity-mask = <0x0f 0xf0>;
		qcom,wakeup-on-idle;

		qcom,msm-bus,name = "sdhc2";
		qcom,msm-bus,num-cases = <8>;
+3 −0
Original line number Diff line number Diff line
@@ -1104,6 +1104,7 @@
		qcom,cpu-dma-latency-us = <301 70>;
		qcom,cpu-affinity = "affine_cores";
		qcom,cpu-affinity-mask = <0x0f 0xf0>;
		qcom,wakeup-on-idle;

		qcom,msm-bus,name = "sdhc1";
		qcom,msm-bus,num-cases = <9>;
@@ -1143,6 +1144,7 @@
		qcom,cpu-dma-latency-us = <301 70>;
		qcom,cpu-affinity = "affine_cores";
		qcom,cpu-affinity-mask = <0x0f 0xf0>;
		qcom,wakeup-on-idle;

		qcom,msm-bus,name = "sdhc2";
		qcom,msm-bus,num-cases = <8>;
@@ -1177,6 +1179,7 @@
		qcom,cpu-dma-latency-us = <301 70>;
		qcom,cpu-affinity = "affine_cores";
		qcom,cpu-affinity-mask = <0x0f 0xf0>;
		qcom,wakeup-on-idle;

		qcom,msm-bus,name = "sdhc3";
		qcom,msm-bus,num-cases = <8>;