Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

This project is archived. Its data is read-only.

Commit 531b3fc0 authored Mar 28, 2014 by Asutosh Das

ARM: dts: msm: set cpu_dma_latency to 701 usec



Vote for 701 usec so as to allow the core to go to
stand-alone power collapse.

CRs-fixed: 636365
Change-Id: I456aa4936b2a8104f2146786fa819839500d73b7
Signed-off-by: Asutosh Das <asutoshd@codeaurora.org>

parent 53f84163

arch/arm/boot/dts/qcom/msm8226.dtsi

+3 −0

Original line number	Diff line number	Diff line
		@@ -887,6 +887,7 @@

		qcom,bus-width = <8>;

		qcom,cpu-dma-latency-us = <701>;
		qcom,msm-bus,name = "sdhc1";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		@@ -918,6 +919,7 @@

		qcom,bus-width = <4>;

		qcom,cpu-dma-latency-us = <701>;
		qcom,msm-bus,name = "sdhc2";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		@@ -944,6 +946,7 @@
		reg = <0xf9864900 0x11c>, <0xf9864000 0x800>;
		reg-names = "hc_mem", "core_mem";

		qcom,cpu-dma-latency-us = <701>;
		qcom,bus-width = <4>;
		gpios = <&msmgpio 44 0>, /* CLK */
		<&msmgpio 43 0>, /* CMD */

arch/arm/boot/dts/qcom/msm8610.dtsi

+2 −0

Original line number	Diff line number	Diff line
		@@ -372,6 +372,7 @@
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
		100000000 200000000 4294967295>;

		qcom,cpu-dma-latency-us = <701>;
		status = "disabled";
		};

		@@ -399,6 +400,7 @@
		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
		100000000 200000000 4294967295>;

		qcom,cpu-dma-latency-us = <701>;
		status = "disabled";
		};

arch/arm/boot/dts/qcom/msm8916.dtsi

+2 −0

Original line number	Diff line number	Diff line
		@@ -455,6 +455,7 @@

		qcom,bus-width = <8>;

		qcom,cpu-dma-latency-us = <701>;
		qcom,msm-bus,name = "sdhc1";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;
		@@ -488,6 +489,7 @@

		qcom,bus-width = <4>;

		qcom,cpu-dma-latency-us = <701>;
		qcom,msm-bus,name = "sdhc2";
		qcom,msm-bus,num-cases = <8>;
		qcom,msm-bus,num-paths = <1>;