Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3f676abb authored by Huaibin Yang's avatar Huaibin Yang
Browse files

msm: mdss: fix phy_io base for ldo_cntrl 



Due to wrong base io address, ldo_cntrl is not properly
configured. Fix this bug to get suspend/resume working.

Change-Id: I708d645f33a05a0bf8d68be0909c43fc628d293e
Signed-off-by: default avatarHuaibin Yang <huaibiny@codeaurora.org>
parent e4d39e9e

drivers/video/msm/mdss/msm_mdss_io_8974.c

+4 −2
Original line number Diff line number Diff line
@@ -273,7 +273,8 @@ static void mdss_dsi_20nm_phy_regulator_enable(struct mdss_dsi_ctrl_pdata 
	phy_io_base = ctrl_pdata->shared_ctrl_data->phy_regulator_io.base;



	if (pd->reg_ldo_mode) {

		MIPI_OUTP(phy_io_base + MDSS_DSI_DSIPHY_LDO_CNTRL, 0x1d);

		MIPI_OUTP(ctrl_pdata->phy_io.base + MDSS_DSI_DSIPHY_LDO_CNTRL,

			0x1d);

	} else {

		MIPI_OUTP(phy_io_base + MDSS_DSI_DSIPHY_REGULATOR_CTRL_1,

			pd->regulator[1]);
@@ -285,7 +286,8 @@ static void mdss_dsi_20nm_phy_regulator_enable(struct mdss_dsi_ctrl_pdata 
			pd->regulator[4]);

		MIPI_OUTP(phy_io_base + MDSS_DSI_DSIPHY_REGULATOR_CAL_PWR_CFG,

			pd->regulator[6]);

		MIPI_OUTP(phy_io_base + MDSS_DSI_DSIPHY_LDO_CNTRL, 0x00);

		MIPI_OUTP(ctrl_pdata->phy_io.base + MDSS_DSI_DSIPHY_LDO_CNTRL,

			0x00);

		MIPI_OUTP(phy_io_base + MDSS_DSI_DSIPHY_REGULATOR_CTRL_0,

			pd->regulator[0]);

	}