Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3207d92a authored by Tony Truong's avatar Tony Truong
Browse files

ARM: dts: msm: add bus bandwidth for PCIe0 and PCIe1 on MSM8994 



Add bus bandwidth for PCIe0 and PCIe1 on MSM8994.

Change-Id: Ife2a936333ae2878294488838250f2c31760e261
Signed-off-by: default avatarTony Truong <truong@codeaurora.org>
parent 0310d969

arch/arm/boot/dts/qcom/msm8994.dtsi

+14 −0
Original line number Diff line number Diff line
@@ -505,6 +505,13 @@ 
		qcom,msi-gicm-addr = <0xf9006040>;

		qcom,msi-gicm-base = <0x180>;



		qcom,msm-bus,name = "pcie0";

		qcom,msm-bus,num-cases = <2>;

		qcom,msm-bus,num-paths = <1>;

		qcom,msm-bus,vectors-KBps =

				<45 512 0 0>,

				<45 512 500 800>;



		clocks = <&clock_gcc clk_gcc_pcie_0_pipe_clk>,

			<&clock_rpm clk_ln_bb_clk>,

			<&clock_gcc clk_gcc_pcie_0_aux_clk>,
@@ -577,6 +584,13 @@ 


		qcom,ep-wakeirq;



		qcom,msm-bus,name = "pcie1";

		qcom,msm-bus,num-cases = <2>;

		qcom,msm-bus,num-paths = <1>;

		qcom,msm-bus,vectors-KBps =

				<100 512 0 0>,

				<100 512 500 800>;



		clocks = <&clock_gcc clk_gcc_pcie_1_pipe_clk>,

			<&clock_rpm clk_ln_bb_clk>,

			<&clock_gcc clk_gcc_pcie_1_aux_clk>,