Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 30289d92 authored by Sujit Reddy Thumma's avatar Sujit Reddy Thumma
Browse files

ARM: dts: msm: Add bus voting entries for SDHC slots on MSM8939 



Add bus bandwidth voting entries to SDHC slots to ensure optimum
bus performance while SDHC transfers are in progress.

Change-Id: I02443f63fedf9689a1a8f9ad9dfc35a9e18fab1f
Signed-off-by: default avatarSujit Reddy Thumma <sthumma@codeaurora.org>
parent 13c60e82

arch/arm/boot/dts/qcom/msm8939.dtsi

+26 −0
Original line number Diff line number Diff line
@@ -953,6 +953,19 @@ 


		qcom,bus-width = <8>;

		qcom,cpu-dma-latency-us = <701>;

		qcom,msm-bus,name = "sdhc1";

		qcom,msm-bus,num-cases = <8>;

		qcom,msm-bus,num-paths = <1>;

		qcom,msm-bus,vectors-KBps = <78 512 0 0>, /* No vote */

				<78 512 1600 3200>,    /* 400 KB/s*/

				<78 512 80000 160000>, /* 20 MB/s */

				<78 512 100000 200000>, /* 25 MB/s */

				<78 512 200000 400000>, /* 50 MB/s */

				<78 512 400000 800000>, /* 100 MB/s */

				<78 512 400000 800000>, /* 200 MB/s */

				<78 512 2048000 4096000>; /* Max. bandwidth */

		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000

						100000000 200000000 4294967295>;



		clocks = <&clock_gcc clk_gcc_sdcc1_ahb_clk>,

			 <&clock_gcc clk_gcc_sdcc1_apps_clk>;
@@ -974,6 +987,19 @@ 


		qcom,bus-width = <4>;

		qcom,cpu-dma-latency-us = <701>;

		qcom,msm-bus,name = "sdhc2";

		qcom,msm-bus,num-cases = <8>;

		qcom,msm-bus,num-paths = <1>;

		qcom,msm-bus,vectors-KBps = <81 512 0 0>, /* No vote */

				<81 512 1600 3200>,    /* 400 KB/s*/

				<81 512 80000 160000>, /* 20 MB/s */

				<81 512 100000 200000>, /* 25 MB/s */

				<81 512 200000 400000>, /* 50 MB/s */

				<81 512 400000 800000>, /* 100 MB/s */

				<81 512 400000 800000>, /* 200 MB/s */

				<81 512 2048000 4096000>; /* Max. bandwidth */

		qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000

						100000000 200000000 4294967295>;



		clocks = <&clock_gcc clk_gcc_sdcc2_ahb_clk>,

			 <&clock_gcc clk_gcc_sdcc2_apps_clk>;