Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 25323643 authored by Vikram Mulukutla's avatar Vikram Mulukutla
Browse files

clk: qcom: clock-cpu-8994: Don't cache the cci_pll_main rate 



The cci_pll_main shares a common parent (the cci_pll) with
another input of the cci_hf_mux (the early output of the cci_pll).
Set the CLKFLAG_NO_RATE_CACHE in order to always update
the rate of cci_pll_main, since its parent's rate may
have changed underneath.

Change-Id: Ifdf2ce20a8f0d324c6db5ef7d1eabbcd902b9ad3
Signed-off-by: default avatarVikram Mulukutla <markivx@codeaurora.org>
parent dbd2b72e

drivers/clk/qcom/clock-cpu-8994.c

+1 −0
Original line number Diff line number Diff line
@@ -1416,6 +1416,7 @@ static int cpu_clock_8994_driver_probe(struct platform_device *pdev) 
	a57_pll0_main.c.flags = CLKFLAG_NO_RATE_CACHE;

	a53_pll1_main.c.flags = CLKFLAG_NO_RATE_CACHE;

	a57_pll1_main.c.flags = CLKFLAG_NO_RATE_CACHE;

	cci_pll_main.c.flags = CLKFLAG_NO_RATE_CACHE;



	if (v2)

		init_v2_data();