Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1a390de1 authored by Sunil Khatri's avatar Sunil Khatri
Browse files

msm: kgsl: Regroup the A3XX registers as per the GPU blocks 



Regroup the A3XX registers based on the GPU block
they belongs to. It is for better code readability
and understanding in GPU snapshot dump.

Change-Id: I7c0d27cb5f866f0015f827570c6912d133f60aa8
Signed-off-by: default avatarSunil Khatri <sunilkh@codeaurora.org>
parent 70db5225

drivers/gpu/msm/adreno_a3xx.c

+63 −28
Original line number Diff line number Diff line
@@ -32,42 +32,77 @@ 
 */



const unsigned int a3xx_registers[] = {

	/* RBBM REGISTERS */

	0x0000, 0x0002, 0x0010, 0x0012, 0x0018, 0x0018, 0x0020, 0x0027,

	0x0029, 0x002b, 0x002e, 0x0033, 0x0040, 0x0042, 0x0050, 0x005c,

	0x0060, 0x006c, 0x0080, 0x0082, 0x0084, 0x0088, 0x0090, 0x00e5,

	0x00ea, 0x00ed, 0x0100, 0x0100, 0x0110, 0x0123, 0x01c0, 0x01c1,

	0x01c3, 0x01c5, 0x01c7, 0x01c7, 0x01d5, 0x01d9, 0x01dc, 0x01dd,

	0x01ea, 0x01ea, 0x01ee, 0x01f1, 0x01f5, 0x01f5, 0x01fc, 0x01ff,

	0x0440, 0x0440, 0x0443, 0x0443, 0x0445, 0x0445, 0x044d, 0x044f,

	0x0452, 0x0452, 0x0454, 0x046f, 0x047c, 0x047c, 0x047f, 0x047f,

	0x0578, 0x057f, 0x0600, 0x0602, 0x0605, 0x0607, 0x060a, 0x060e,

	0x0612, 0x0614, 0x0c01, 0x0c02, 0x0c06, 0x0c1d, 0x0c3d, 0x0c3f,

	0x0c48, 0x0c4b, 0x0c80, 0x0c80, 0x0c88, 0x0c8b, 0x0ca0, 0x0cb7,

	0x0cc0, 0x0cc1, 0x0cc6, 0x0cc7, 0x0ce4, 0x0ce5,

	0x0e41, 0x0e45, 0x0e64, 0x0e65,

	0x00ea, 0x00ed, 0x0100, 0x0100, 0x0110, 0x0123,

	/* CP REGISTERS */

	0x01c0, 0x01c1, 0x01c3, 0x01c5, 0x01c7, 0x01c7, 0x01d5, 0x01d9,

	0x01dc, 0x01dd, 0x01ea, 0x01ea, 0x01ee, 0x01f1, 0x01f5, 0x01f5,

	0x01fc, 0x01ff, 0x0440, 0x0440, 0x0443, 0x0443, 0x0445, 0x0445,

	0x044d, 0x044f, 0x0452, 0x0452, 0x0454, 0x046f, 0x047c, 0x047c,

	0x047f, 0x047f, 0x0578, 0x057f, 0x0600, 0x0602, 0x0605, 0x0607,

	0x060a, 0x060e, 0x0612, 0x0614,

	/* VSC REGISTERS */

	0x0c01, 0x0c02, 0x0c06, 0x0c1d,

	/* PC REGISTERS */

	0x0c3d, 0x0c3f, 0x0c48, 0x0c4b,

	/* GRAS REGISTERS */

	0x0c80, 0x0c80, 0x0c88, 0x0c8b, 0x0ca0, 0x0cb7,

	/* RB REGISTERS */

	0x0cc0, 0x0cc1, 0x0cc6, 0x0cc7,

	/* MARB REGISTERS */

	0x0ce4, 0x0ce5,

	/* VFD REGISTERS*/

	0x0e41, 0x0e45,

	/* VPC REGISTERS */

	0x0e64, 0x0e65,

	/* UCHE REGISTERS */

	0x0e80, 0x0e82, 0x0e84, 0x0e89, 0x0ea0, 0x0ea1, 0x0ea4, 0x0ea7,

	0x0ec4, 0x0ecb, 0x0ee0, 0x0ee0, 0x0f00, 0x0f01, 0x0f03, 0x0f09,

	/* SP REGISTERS */

	0x0ec4, 0x0ecb, 0x0ee0, 0x0ee0,

	/* TPL1 REGISTERS */

	0x0f00, 0x0f01, 0x0f03, 0x0f09,

	/* GRAS CTX 0 */

	0x2040, 0x2040, 0x2044, 0x2044, 0x2048, 0x204d, 0x2068, 0x2069,

	0x206c, 0x206d, 0x2070, 0x2070, 0x2072, 0x2072, 0x2074, 0x2075,

	0x2079, 0x207a, 0x20c0, 0x20d3, 0x20e4, 0x20ef, 0x2100, 0x2109,

	0x210c, 0x210c, 0x210e, 0x210e, 0x2110, 0x2111, 0x2114, 0x2115,

	0x2079, 0x207a,

	/* RB CTX 0 */

	0x20c0, 0x20d3, 0x20e4, 0x20ef, 0x2100, 0x2109, 0x210c, 0x210c,

	0x210e, 0x210e, 0x2110, 0x2111, 0x2114, 0x2115,

	/* PC CTX 0 */

	0x21e4, 0x21e4, 0x21ea, 0x21ea, 0x21ec, 0x21ed, 0x21f0, 0x21f0,

	/* VFD CTX 0 */

	0x2240, 0x227e,

	0x2280, 0x228b, 0x22c0, 0x22c0, 0x22c4, 0x22ce, 0x22d0, 0x22d8,

	0x22df, 0x22e6, 0x22e8, 0x22e9, 0x22ec, 0x22ec, 0x22f0, 0x22f7,

	0x22ff, 0x22ff, 0x2340, 0x2343,

	0x2440, 0x2440, 0x2444, 0x2444, 0x2448, 0x244d,

	0x2468, 0x2469, 0x246c, 0x246d, 0x2470, 0x2470, 0x2472, 0x2472,

	0x2474, 0x2475, 0x2479, 0x247a, 0x24c0, 0x24d3, 0x24e4, 0x24ef,

	0x2500, 0x2509, 0x250c, 0x250c, 0x250e, 0x250e, 0x2510, 0x2511,

	0x2514, 0x2515, 0x25e4, 0x25e4, 0x25ea, 0x25ea, 0x25ec, 0x25ed,

	0x25f0, 0x25f0,

	0x2640, 0x267e, 0x2680, 0x268b, 0x26c0, 0x26c0, 0x26c4, 0x26ce,

	0x26d0, 0x26d8, 0x26df, 0x26e6, 0x26e8, 0x26e9, 0x26ec, 0x26ec,

	0x26f0, 0x26f7, 0x26ff, 0x26ff, 0x2740, 0x2743,

	0x300C, 0x300E, 0x301C, 0x301D,

	0x302A, 0x302A, 0x302C, 0x302D, 0x3030, 0x3031, 0x3034, 0x3036,

	0x303C, 0x303C, 0x305E, 0x305F,

	/* VPC CTX 0 */

	0x2280, 0x228b,

	/* SP CTX 0 */

	0x22c0, 0x22c0, 0x22c4, 0x22ce, 0x22d0, 0x22d8, 0x22df, 0x22e6,

	0x22e8, 0x22e9, 0x22ec, 0x22ec, 0x22f0, 0x22f7, 0x22ff, 0x22ff,

	/* TP CTX 0 */

	0x2340, 0x2343,

	/* GRAS CTX 1 */

	0x2440, 0x2440, 0x2444, 0x2444, 0x2448, 0x244d, 0x2468, 0x2469,

	0x246c, 0x246d, 0x2470, 0x2470, 0x2472, 0x2472, 0x2474, 0x2475,

	0x2479, 0x247a,

	/* RB CTX 1 */

	0x24c0, 0x24d3, 0x24e4, 0x24ef, 0x2500, 0x2509, 0x250c, 0x250c,

	0x250e, 0x250e, 0x2510, 0x2511, 0x2514, 0x2515,

	/* PC CTX 1 */

	0x25e4, 0x25e4, 0x25ea, 0x25ea, 0x25ec, 0x25ed, 0x25f0, 0x25f0,

	/* VFD CTX 1 */

	0x2640, 0x267e,

	/* VPC CTX 1 */

	0x2680, 0x268b,

	/* SP CTX 1 */

	0x26c0, 0x26c0, 0x26c4, 0x26ce, 0x26d0, 0x26d8, 0x26df, 0x26e6,

	0x26e8, 0x26e9, 0x26ec, 0x26ec, 0x26f0, 0x26f7, 0x26ff, 0x26ff,

	/* TP CTX 1 */

	0x2740, 0x2743,

	/* VBIF REGISTERS */

	0x300C, 0x300E, 0x301C, 0x301D, 0x302A, 0x302A, 0x302C, 0x302D,

	0x3030, 0x3031, 0x3034, 0x3036, 0x303C, 0x303C, 0x305E, 0x305F,

};



const unsigned int a3xx_registers_count = ARRAY_SIZE(a3xx_registers) / 2;