Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1116d853 authored by Vladimir Razgulin's avatar Vladimir Razgulin
Browse files

ARM: dts: Add new DCVS frequency on 8084



Per request changing the gpu frequencies to match the current
clock plan.

Change-Id: Ia5e29d31694aed47e4caefa1c48d5fdea56b4afb
Signed-off-by: default avatarVladimir Razgulin <vrazguli@codeaurora.org>
parent 7b6446cc
Loading
Loading
Loading
Loading
+21 −13
Original line number Diff line number Diff line
@@ -23,7 +23,7 @@

		qcom,chipid = <0x04020000>;

		qcom,initial-pwrlevel = <2>;
		qcom,initial-pwrlevel = <3>;

		qcom,idle-timeout = <8>; //<HZ/12>
		qcom,strtstp-sleepwake;
@@ -31,13 +31,14 @@

		/* Bus Scale Settings */
		qcom,msm-bus,name = "grp3d";
		qcom,msm-bus,num-cases = <5>;
		qcom,msm-bus,num-cases = <6>;
		qcom,msm-bus,num-paths = <2>;
		qcom,msm-bus,vectors-KBps =
				<26 512 0 0>, <89 604 0 0>,
				<26 512 0 6288000>, <89 604 0 3200000>,
				<26 512 0 9600000>, <89 604 0 4800000>,
				<26 512 0 12800000>, <89 604 0 6400000>,
				<26 512 0 6297600>, <89 604 0 3200000>,
				<26 512 0 8448000>, <89 604 0 4800000>,
				<26 512 0 10598400>, <89 604 0 6224000>,
				<26 512 0 12748800>, <89 604 0 8000000>,
				<26 512 0 17056000>, <89 604 0 9600000>;

		/* GDSC oxili regulators */
@@ -65,33 +66,40 @@
			qcom,gpu-pwrlevel@0 {
				reg = <0>;
				qcom,gpu-freq = <600000000>;
				qcom,bus-freq = <4>;
				qcom,bus-freq = <5>;
				qcom,io-fraction = <33>;
			};

			qcom,gpu-pwrlevel@1 {
				reg = <1>;
				qcom,gpu-freq = <400000000>;
				qcom,bus-freq = <3>;
				qcom,gpu-freq = <500000000>;
				qcom,bus-freq = <4>;
				qcom,io-fraction = <66>;
			};

			qcom,gpu-pwrlevel@2 {
				reg = <2>;
				qcom,gpu-freq = <300000000>;
				qcom,bus-freq = <2>;
				qcom,io-fraction = <100>;
				qcom,gpu-freq = <389000000>;
				qcom,bus-freq = <3>;
				qcom,io-fraction = <66>;
			};

			qcom,gpu-pwrlevel@3 {
				reg = <3>;
				qcom,gpu-freq = <200000000>;
				qcom,bus-freq = <1>;
				qcom,gpu-freq = <300000000>;
				qcom,bus-freq = <2>;
				qcom,io-fraction = <100>;
			};

			qcom,gpu-pwrlevel@4 {
				reg = <4>;
				qcom,gpu-freq = <240000000>;
				qcom,bus-freq = <1>;
				qcom,io-fraction = <100>;
			};

			qcom,gpu-pwrlevel@5 {
				reg = <5>;
				qcom,gpu-freq = <27000000>;
				qcom,bus-freq = <0>;
				qcom,io-fraction = <0>;