Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 06e57db2 authored by Sarangdhar Joshi's avatar Sarangdhar Joshi
Browse files

ARM: dts: msm: remove ufs hw event support on 8994v2



All hardware event clocks are voted on as part of hardware event
enable and voted off as part of hardware event disable. UFS
clocks prevent xo shutdown so remove ufs hardware event support
for now until a better way to support this is implemented.

Change-Id: Id36ca7d23665719dc65ff5c2c97e74f761463f5b
Signed-off-by: default avatarSarangdhar Joshi <spjoshi@codeaurora.org>
parent 8b956fec
Loading
Loading
Loading
Loading
+5 −11
Original line number Diff line number Diff line
@@ -803,14 +803,13 @@
		      <0xfd4ab160 0x80>,
		      <0xfc401600 0x80>,
		      <0xfd4ab360 0x80>,
		      <0xfc596000 0x80>,
		      <0xfc520000 0x4>,
		      <0xfc520058 0x80>,
		      <0xfc528000 0x4>,
		      <0xfc528058 0x80>;
		reg-names = "mmss-mux", "apcs-hwev", "apcs-spi", "apcs-ppi",
			    "apcs-cpu", "apcs-cci", "ppss-mux", "gcc-mux",
			    "tcsr-mux", "ufs-mux", "pcie0-sysctl", "pcie0-hwev",
			    "tcsr-mux", "pcie0-sysctl", "pcie0-hwev",
			    "pcie1-sysctl", "pcie1-hwev";

		coresight-id = <47>;
@@ -819,15 +818,10 @@

		clocks = <&clock_rpm clk_qdss_clk>,
			 <&clock_rpm clk_qdss_a_clk>,
			 <&clock_mmss clk_mmss_misc_ahb_clk>,
			 <&clock_gcc clk_gcc_ufs_ahb_clk>,
			 <&clock_gcc clk_gcc_ufs_axi_clk>;
		clock-names = "core_clk", "core_a_clk", "core_mmss_clk",
			      "ufs_ahb_clk", "ufs_axi_clk";

		qcom,hwevent-clks = "core_mmss_clk", "ufs_ahb_clk",
				    "ufs_axi_clk";
		qcom,hwevent-regs = "gdsc_ufs";
			 <&clock_mmss clk_mmss_misc_ahb_clk>;
		clock-names = "core_clk", "core_a_clk", "core_mmss_clk";

		qcom,hwevent-clks = "core_mmss_clk";
	};

	fuse: fuse@fc4be024 {