Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit fe950df7 authored by Gabor Juhos's avatar Gabor Juhos Committed by Ralf Baechle
Browse files

MIPS: AR71xx: Fix AR71XX_PCI_MEM_SIZE 



The base address of the PCI memory is 0x10000000 and the base address of the
PCI configuration space is 0x17000000 on the AR71xx SoCs.

The AR71XX_PCI_MEM_SIZE is defined as 0x08000000 which is wrong because that
overlaps with the configuration space.  This patch fixes the value of the
AR71XX_PCI_MEM_SIZE constant, in order to avoid this resource conflicts.

Signed-off-by: default avatarGabor Juhos <juhosg@openwrt.org>
Patchwork: http://patchwork.linux-mips.org/patch/4873/


Signed-off-by: default avatarJohn Crispin <blogic@openwrt.org>
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 4c960910

arch/mips/pci/pci-ar71xx.c

+1 −1
Original line number Original line Diff line number Diff line
@@ -24,7 +24,7 @@ 
#include <asm/mach-ath79/pci.h>

#include <asm/mach-ath79/pci.h>





#define AR71XX_PCI_MEM_BASE	0x10000000

#define AR71XX_PCI_MEM_BASE	0x10000000

#define AR71XX_PCI_MEM_SIZE	0x08000000

#define AR71XX_PCI_MEM_SIZE	0x07000000





#define AR71XX_PCI_WIN0_OFFS		0x10000000

#define AR71XX_PCI_WIN0_OFFS		0x10000000

#define AR71XX_PCI_WIN1_OFFS		0x11000000

#define AR71XX_PCI_WIN1_OFFS		0x11000000