Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit c15ad3ca authored by Ben Skeggs's avatar Ben Skeggs
Browse files

drm/nouveau/pwr: fix typo in fifo wrap handling 



Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent ba5e01b0

drivers/gpu/drm/nouveau/core/subdev/pwr/fuc/host.fuc

+1 −1
Original line number Diff line number Diff line
@@ -83,7 +83,7 @@ host_send: 
		// increment GET

		add b32 $r1 0x1

		and $r14 $r1 #fifo_qmaskf

		nv_iowr(NV_PPWR_FIFO_GET(0), $r1)

		nv_iowr(NV_PPWR_FIFO_GET(0), $r14)

		bra #host_send

	host_send_done:

	ret

drivers/gpu/drm/nouveau/core/subdev/pwr/fuc/nv108.fuc.h

+1 −1
Original line number Diff line number Diff line
@@ -1018,7 +1018,7 @@ uint32_t nv108_pwr_code[] = { 
	0xb600023f,

	0x1ec40110,

	0x04b0400f,

	0xbd0001f6,

	0xbd000ef6,

	0xc70ef404,

/* 0x0328: host_send_done */

/* 0x032a: host_recv */

drivers/gpu/drm/nouveau/core/subdev/pwr/fuc/nva3.fuc.h

+1 −1
Original line number Diff line number Diff line
@@ -1124,7 +1124,7 @@ uint32_t nva3_pwr_code[] = { 
	0x0f1ec401,

	0x04b007f1,

	0xd00604b6,

	0x04bd0001,

	0x04bd000e,

/* 0x03cb: host_send_done */

	0xf8ba0ef4,

/* 0x03cd: host_recv */

drivers/gpu/drm/nouveau/core/subdev/pwr/fuc/nvc0.fuc.h

+1 −1
Original line number Diff line number Diff line
@@ -1124,7 +1124,7 @@ uint32_t nvc0_pwr_code[] = { 
	0x0f1ec401,

	0x04b007f1,

	0xd00604b6,

	0x04bd0001,

	0x04bd000e,

/* 0x03cb: host_send_done */

	0xf8ba0ef4,

/* 0x03cd: host_recv */

drivers/gpu/drm/nouveau/core/subdev/pwr/fuc/nvd0.fuc.h

+1 −1
Original line number Diff line number Diff line
@@ -1033,7 +1033,7 @@ uint32_t nvd0_pwr_code[] = { 
	0xb6026b21,

	0x1ec40110,

	0xb007f10f,

	0x0001d004,

	0x000ed004,

	0x0ef404bd,

/* 0x0365: host_send_done */

/* 0x0367: host_recv */